

ELEGANTLY SIMPLE OFF-LINE BIAS SUPPLY FOR VERY LOW POWER APPLICATIONS

by Bill Andreycaak
Supervisor
Application Engineering

INTRODUCTION

Generating a low power, low voltage bias supply in an off-line application may not seem like a major design challenge – at first glance. However, obtaining an efficient, cost effective and compact 1 Watt supply can be a frustrating ordeal as the various approaches are evaluated. A simple transformerless technique, like the Buck regulator, requires a rather complex high side switch which can be difficult to drive. Narrow duty cycles are another inescapable problem with a significant step down in input to output voltage.

The Flyback converter can provide a relatively simple solution for this low power application, but it requires more costly coupled windings instead of a single inductor to perform the voltage conversion. Other topologies too, have their own unique sets of problems. For example, the SEPIC Converter is a viable option, but needs a high voltage blocking capacitor and two inductors, in addition to the high voltage switch. It will also require current mode control for stability as opposed to simpler control techniques. Charge pump circuits are another possibility, but are generally much noisier, deliver poor efficiency and often use a high side switch. This Application Note will present a novel conversion technique to achieve the desired low voltage, low power bias supply while meeting the design goal of low cost with minimal complexity.




Figure 1. Cascaded Flybacks

Approach : The basic converter shown in Figure 1 is a cascaded Flyback Converter operated in the discontinuous current mode. Two flyback stages are placed in a series configuration to complete the voltage transformation. Inductor L1 of the first stage is switched across the input voltage when MOSFET (Q1) turns on. Energy is stored in L1 as its current rises linearly until the switch is turned off. When this occurs, inductor L1 discharges its energy into capacitor C1, and diode D1 is conducting. In steady state operation the switching action develops a net DC voltage across C1, the "output" capacitor of the first Flyback converter, C1.

The inductor of the second stage (L2) is also switched across capacitor C1 while the MOSFET is on. Although the voltage across inductor L2 is negative with respect to ground, energy is stored in L2 as the current linearly rises. When the switch is turned off, inductor L2 discharges to the output capacitor of this second Flyback stage, C2. A regulated DC output voltage is obtained across C2 and controlled by varying the ON-time of switch Q1. Voltage and current waveforms for this converter are shown in Figure 2 for completeness.

This cascaded Flyback converter can be controlled by a number of popular techniques which include Duty Cycle (Voltage Mode) Control or Current Mode Control, and can be operated in either fixed or variable frequency modes. A novel control technique will be introduced to greatly simplify the circuit complexity, and is implemented in the UCC3889 Bias Control IC with complete details to follow.

CONVERTER DESIGN EQUATIONS

Circuit components are primarily determined by several key factors; switching frequency, output power, efficiency and duty cycle. First, the voltage conversion relationship for the Flyback topology is reviewed.

Duty Cycle :

$$\text{Duty cycle (d)} = \frac{t_{\text{ON}}}{t_{\text{PERIOD}}}$$

where $t_{\text{PERIOD}} = t_{\text{ON}} + t_{\text{OFF}}$, or $\frac{1}{f_{\text{SWITCHING}}}$

For the Flyback topology, the duty cycle can be approximated by the following relationship:

$$V_{\text{OUT}} = V_{\text{IN}} \cdot \frac{d}{1 - d}$$

The cascaded Flyback conversion technique utilizes the output of the first Flyback converter as the input to the second stage. The voltage transformation of the two Flyback converters in series can be approximated by :

$$V_{\text{OUT}} = V_{\text{IN}} \left(\frac{d}{1 - d} \right)^2$$




Figure 2. Converter Waveforms

This equation can be rearranged to solve for the duty cycle with respect to VIN and VOUT as:

$$\text{duty cycle} = \frac{1}{1 + \sqrt{\frac{V_{IN}}{V_{OUT}}}}$$

Input Power :

$$P_{IN} = \frac{P_{OUT}}{n}; \text{ where } n = \text{efficiency}$$

Input Current :

$$I_{IN} = \frac{P_{IN}}{V_{IN}}; \text{ or } I_{IN} = \frac{P_{OUT}}{(V_{IN} \cdot n)}$$

Peak Inductor Current :

The peak inductor current changes with line and load conditions according to the following relationship :

$$I_{L_{PK}} = \frac{2 \cdot I_{IN}}{d}$$

Inductor Value :

The inductor values are obtained from the equation :

$$L = \frac{V \cdot \Delta t}{\Delta I}$$

Any set of operating conditions can be used to solve this, and other equations. It is often easiest to standardize on using low line, full load conditions when the inductor (L1) is charging during the switch ON-time.

$$L = V_{IN_{min}} \cdot \frac{t_{ON}}{I_{L_{PK}}}$$

The second Flyback inductor value (L2) is obtained using this equation but by substituting the output voltage of the first converter (VOUT1) for VIN.

OTHER COMPONENTS

Capacitors are selected to adequately provide a filtered DC voltage with little ripple, and to handle the ripple current without excessive self heating. Similarly, diode selection is based upon the maximum reverse voltage, forward current and acceptable recovery times for this application. The main switch (Q1) must withstand the high flyback voltage of the first converter and exhibit low conduction loss. Most 600V MOSFET's with less than 10 ohms of on-resistance (Rds on) are good candidates for this low power application.

CONTROL SECTION

The block diagram of the UCC3889 Off-line Power Supply Controller is shown in Figure 3. This IC incorporates several innovative features to reduce external circuitry and complexity while providing control to regulate the output voltage. A variable ON-time and variable OFF-time control algorithm is used to perform regulation. The switch ON-time is




Figure 3. UCC1889 Typical Application

varied inversely with the supply input voltage, whereas the OFF-time is varied inversely with the supply's output voltage. This results in inherent short circuit protection, input voltage feedforward and a greatly simplified control technique. Operation and programming of these key features will be explored in more thorough detail.

POWERING THE UCC3889 CONTROLLER

Note that the UCC3889 is powered by connecting a resistor from the IC's TON pin to the high voltage supply, and not from the VCC connection. An internal switch directs the current from TON to either VCC or to a current mirror used for a timing function, and further details are presented in the TIMING section. Prior to turn-on, this switch is positioned to connect TON to VCC, steering the current into the VCC supply capacitor.

This BiCMOS Control IC consumes less than 250 microamps from the input supply while VCC is below its 8.5 volt undervoltage lockout (UVLO) turn-on threshold. Once on, the IC typically draws only 1.5 milliamps from VOUT, and has a UVLO turn-off threshold of 6.3 volts. The VCC supply capacitor, CVcc, must maintain the IC supply voltage within its 2.2 volt UVLO hysteresis region during the start-up of the converter.

Additionally, the minimum line voltage to begin operation of the converter can be programmed. RON, the timing circuit programming resistor also functions to program a current indicative of the AC input line voltage. Turn on occurs when this current reaches 220µA typically, so select the value of RON accordingly. This protection feature therefore will require a minimum current drawn by the IC from the line at all times, so the worst case power dissipation for RON will be at high line.

Two other noteworthy features are the IC's internal 9V zener clamp diode between VCC and ground, and the switched current source and diode from VOUT to VCC. The zener eliminates the need for external overvoltage protection when powered from a current source (resistor) to a high voltage supply, typical of an off-line converter. It also clamps the supply voltage when normally powered from the converter's output voltage. When VOUT rises above VCC, a switched internal current source is enabled thus limiting the current shunted to ground by the zener clamp diode. This helps minimize wasted power which would otherwise reduce overall efficiency and raise the IC's junction temperature. The series diode also prevents VCC from powering VOUT during start-up and short circuited output conditions.

GATE DRIVE OUTPUT

A CMOS totempole output stage is incorporated in this IC which provides a rail-to-rail voltage swing of the DRIVE output. A 200mA peak sink current and a 150mA peak source current will adequately drive MOSFETs gates for this low power application. Typical rise and fall times into a 1 nanoFarad load are 35 and 25 nanoseconds respectively.

Schottky clamp diodes to protect the IC's gate drive output from swings below ground and above VCC are NOT needed. The internal body diodes of the CMOS output stage transistors provide sufficient clamping.

OSCILLATOR AND TIMING FUNCTIONS

Programming begins with a selection of the highest operating frequency which will typically occur at low line and full load. As either the load is decreased, or input line increased, the switching frequency will adjust to regulate the output voltage. Therefore, the first parameter to determine is the switching frequency, FS. A good first approximation is 100kHz which will be used for this example.

$$F_s = 100\text{kHz at low line, full load}$$

The switching frequency selection will determine the exact values of the converter inductors (L1 and L2) in addition to the exact ON-time and OFF-time. Once the inductor values are calculated, the IC can be programmed to deliver the specific control timing functions, TON and TOFF. Likewise, the selected ON and OFF times can be used to determine the exact inductor values needed to facilitate the power conversion.

Switch ON-time is developed by charging a timing capacitor from a constant current source. The exact charging current is varied directly with the converter input voltage to deliver a constant volt-second charging of the timing capacitor. This characteristic will exhibit input voltage feedforward and immunize the output from changes in line voltage.

During the charging period of the timing capacitor, the voltage at TON is approximately 4.5 volts. Note that only eighty percent (80%) of the current into the TON pin is used to charge the timing capacitor. The other twenty percent is diverted to the minimum line voltage detection circuitry which is described in the Protection Circuits portion of this Application Note. The exact timing capacitor charging current is therefore :

$$I_{(CT+)} = 0.8 \cdot \frac{(V_{IN} - 4.5)}{R_{TON}}$$

The timing capacitor has a peak to peak amplitude of approximately 3.7 volts for high noise immunity. It begins charging from a lower threshold of 1.3 volts to its upper threshold of 5.0 volts. While the timing capacitor is charging, the IC's output is high and the converter switch is on. The control circuit ON-time is programmed according to the following formula:

$$t_{ON} = \frac{C_T \cdot 3.7}{I(C_{T+})}$$

This can also be expressed as :

$$t_{ON} = \frac{4.6 \cdot C_T \cdot R_{TON}}{V_{IN} - 4.5}$$

The ON-time must correspond to the time required to charge the inductors to a peak current value necessary to maintain regulation of the output voltage for any given set of line and load conditions. Note that the exact voltage at TON will rise from about 2.5 to 6.5 volts while the timing capacitor is charging, so these equations are approximations.

Once the timing capacitor crosses the upper oscillator threshold, the IC output goes low and the main switch is turned off. The timing capacitor is then discharged by a current programmed at the TOFF pin. This discharge current is varied as a function of the converter's output voltage to perform regulation, facilitate startup and provide protection against overload and short circuit conditions. Discharge current is programmed by a resistor (ROFF) from the TOFF pin to ground according to the following equation:

$$I(C_{T-}) = \frac{V_{OUT} - 0.7}{R_{OFF}}$$

The OFF-time is expressed as :

$$t_{OFF} = \frac{3.7 \cdot C_T \cdot R_{OFF}}{V_{OUT} - 0.7}$$

The total conversion period is a sum of the ON-time and OFF-time for a given set of operating conditions. Combining equations, this can be stated as:

$$t_{PERIOD} = 3.7 \cdot C_T \cdot \left(\frac{R_{TON}}{0.8 \cdot (V_{IN} - 4.5)} + \frac{R_{TOFF}}{V_{OUT} - 0.7} \right)$$

Since one percent resistors are more readily available than capacitors with such a tight tolerance, it is advisable to first select the timing capacitor. Also, resistor values should be kept as high as possible to minimize oscillator currents to attain high overall efficiency, especially in a low power application. A good first approximation is to use 150pF for the timing capacitor value which will "home-in" on tim-

ing resistor values between 200k and 2meg ohms for approximately 100kHz operation.

$$C_T = 150\text{pF (first approximation)}$$

REGULATING THE OUTPUT VOLTAGE

The converter output voltage can be regulated in two different modes, depending on the application. In its simplest configuration, the output voltage is connected to the IC's VOUT pin and the ADJ pin is unused. An internal 116k/30k ohm resistor network is used to divide the output voltage down for comparison to a precision 2.5 volt reference at the transconductance (gm) amplifier. Its output alters the timing capacitor discharge current to adjust the Off-time in response to any changes in the converter output voltage. In this configuration with the ADJ pin "floating", the output voltage is regulated at 12 volts. This level was selected for general purposes and is compatible with many applications.

Another simple configuration of this control circuit is to ground the ADJ pin. An additional 50kΩ is then placed in parallel with the 30kΩ internal divider resistor thus lowering the impedance to about 18.75kΩ. Grounding the ADJ pin will regulate the converter output voltage at approximately 18 volts instead of 12 volts, as with the ADJ pin floating. This amplitude was selected for use with many popular off-line PWMs as this converters principal load which utilize a 16 volt turn-on threshold. After accommodating their UVLO tolerances, eighteen volts was selected to fulfill nearly all PWM under-voltage lockout requirements.

The converter output voltage can be programmed for any level above 2.5 volts with two parts. An external resistive divider network between VOUT, ADJ and GND is all that's needed. This should be a lower impedance than the IC's internal divider network to null out any inaccuracies due to initial tolerance. By proper IC layout design and procedures, resistor ratios within the device will be maintained quite accurately although their exact values can vary significantly. For this reason, best results are obtained by using lower impedances externally than the 116k, 30k and 50k used within the UCC3889.

CLOSING THE FEEDBACK LOOP

An internal transconductance amplifier (gm type) is used to maintain regulation of the output voltage. The converter's output voltage is divided down by the 116k and 30k ohm resistor network and fed to the inverting input of the error amplifier. This statement applies for the simple configuration where the ADJ pin is unused and left floating. For all other applications which utilize the ADJ pin for programming the output voltage, then the 50k ohm series resistance must be accommodated in the design




Figure 4. Adjust Pin Details

equations, as shown in Figure 4. For either case, the noninverting error amplifier input is internally tied to a precise 2.5 volt reference. The corresponding amplifier output current is the transconductance of the amplifier (g_m) multiplied by the difference in amplifier input voltages (ΔV) and is expressed as:

$$I(E/A)_{OUT} = g_m \cdot \Delta V, \text{ where } g_m = 1\text{mA/V}$$

The error amplifier output current is used to modulate the discharge current of the timing capacitor and perform regulation. This current is subtracted from the capacitor's maximum discharge current which is programmed by R_{OFF} , as shown in Figure 5. Note that the maximum discharge current is limited to 225 microamps within the IC, so a value below this should be used.

When the converter output voltage is low, the timing capacitor discharge current is also low. This is typical of start-up and short circuit conditions. Low discharge current indicates a long discharge time, or OFF-time for C_T , corresponding to a low duty cycle. This feature delivers excellent protection under either of these conditions. As the output voltage increases, so does the discharge current. This has the effect of widening the duty cycle in response to the output voltage being lower than its ideal set point. More energy is transferred as the duty cycle widens which continues to raise the output voltage.




Figure 5. Discharge I vs. VOUT

As the exact point of regulation is reached, the timing capacitor discharge current will decrease as shown in Figure 5. This has the effect of reducing the effective duty cycle in response to the output voltage getting above the ideal threshold. If the output voltage continues to climb, then the discharge current is reduced even further. This will result in a longer OFF-time, or further reduced duty cycle, thus bringing the output voltage back to its set point. Note that this operational mode also provides overvoltage protection.

PROTECTION CIRCUITRY

For an eight pin device, this UCC3889 features a number of internal protection features. As highlighted in previous sections, the IC has a 9V zener clamp on its supply rail. There is also a diode isolating VCC from the normal power source (VOUT) to keep the IC alive in case of a shorted output or overload condition. A switched current source also protects the zener from the low impedance present at VOUT.

Undervoltage lockout guarantees that the IC does not turn on until all internal circuits are properly biased for normal operation. It also insures an adequate gate drive amplitude is present to the main switch. This is performed by the "VCC OK" comparator as indicated in the UCC3889 block diagram, Figure 3.

Low line lockout protection is also contained within the IC to prevent operation during brown-out conditions and at power down. This eliminates the potential for excessively low frequency operation which can cause saturation of the inductors and abnormally high currents within the power stage. One-fifth of the current flowing into TON is used in conjunction with the "V LINE OK" comparator to detect this situation. Note that this conditional test is performed at every oscillator clock cycle during the charging of the timing capacitor. To further reduce power consumption, the current used for detection of low line, in addition to C_T 's charging current are switched off while the oscillator discharges each cycle.

Once a low line fault triggers the "V LINE OK" comparator, a 0.5 millisecond fault delay period begins. During this time the IC output is held off regardless of the oscillator operation. This delay limits the converter's retry rate during a brownout to around 2 kilohertz which is a significant reduction in comparison to the switching frequency. In addition, the ON-time of the converter is reduced to 600ns independent of the input line voltage.

Further details and specifications can be obtained on the device's datasheet.

DESIGN EXAMPLE

$V_{IN} = 80$ to 132 VAC, or 100 to 180 VDC

$V_{OUT} = 12$ VDC

$P_{OUT} = 1$ Watt maximum

$F_{SWITCHING} = 100$ kHz

Efficiency = 50% (estimate)

Low line, full load condition will be used to begin the design procedure.

Step 1. Calculate Maximum Duty Cycle

$$\text{DutyCycle (d)} = \frac{1}{1 + \sqrt{\frac{V_{IN}}{V_{OUT}}}}$$

$$d(\text{max}) = \frac{1}{1 + \sqrt{\frac{100}{12}}} = \frac{1}{3.887} =$$

$$d(\text{max}) = 0.257 \text{ (roughly 26\%)}$$

Step 2. Calculate $t_{ON}(\text{max})$

$$F_{SWITCHING} = \frac{1}{t_{PERIOD}} = \frac{1}{10\mu\text{s}} = 100\text{kHz}$$

$$t_{ON}(\text{max}) = \frac{d(\text{max})}{F_{SWITCHING}}$$

$$t_{ON}(\text{max}) = \frac{0.257}{100\text{kHz}} = 2.57\mu\text{s}$$

Step 3. Calculate $t_{OFF}(\text{min})$

$$t_{OFF}(\text{min}) = t_{PERIOD} - t_{ON}(\text{max})$$

$$t_{OFF}(\text{min}) = 10\mu\text{s} - 2.57\mu\text{s} = 7.43\mu\text{s}$$

Step 4. Calculate the Maximum Input Power

$$P_{IN}(\text{max}) = \frac{P_{OUT}}{n(\text{efficiency})} = \frac{1\text{W}}{0.5} = 2\text{W}$$

Step 5. Calculate the Input Current at Low Line

$$I_{IN} = \frac{P_{IN}}{V_{IN}(\text{min})}$$

$$I_{IN} = \frac{2\text{W}}{100\text{V}} = 0.020\text{A}$$

Step 6. Calculate the Peak Inductor Current, $I_{L1}(\text{pk})$

$$I_{L1}(\text{pk}) = 2 \cdot \frac{I_{IN}}{d} = 2 \cdot \frac{0.020}{0.257} = 0.156\text{A}$$

Step 7. Calculate the First Inductor Value (L_1)

$$L_1 = \frac{V_{IN} \cdot t_{ON}(\text{max})}{I_{L1}(\text{pk})} = 100 \cdot 2.57 \cdot \frac{10^{-6}}{0.156} = 1.67\text{mH}$$

Step 8. Calculate the Output Voltage of the First Flyback Stage

Since the volt-second products of the ON-time and OFF-time must balance for any inductor, then $V_{IN} \cdot t_{ON} = V_{OUT} \cdot t_{OFF}$, where V_{OUT} is VC_1 .

$$VC_1 = V_{IN} \cdot \frac{t_{ON}}{t_{OFF}} = 100 \cdot \frac{2.57\mu\text{s}}{7.43\mu\text{s}} = 34.6\text{V}$$

Note that the second inductor (L_2) is switched across this voltage while the main switch is on, so VC_1 is the applied voltage to the second Flyback stage. Although this capacitor is switched between the lower and upper supply rails, the voltage rating of C_1 is much lower than the input. The worst case can be easily calculated using the previous equation for VC_1 , but note that the IC will adjust the duty cycle to minimize this voltage change over line and load ranges. Specifically, the switching frequency will adjust, so a high voltage capacitor is not needed for normal operation.

Step 9. Calculate the Peak Current in the Second Inductor (L_2)

$$I_{L2}(\text{pk}) = 2 \cdot \frac{I_{OUT}}{1 - d}$$

$$\text{where } I_{OUT} = \frac{P_{OUT}}{V_{OUT}} = \frac{1\text{W}}{12\text{V}} = 0.083\text{A}$$

$$I_{L2}(\text{pk}) = \frac{2 \cdot I_{OUT}}{d} = \frac{2 \cdot 0.083}{1 - 0.257} = 0.223\text{A}$$

Step 10. Calculate the Second Inductor Value (L_2) using the Output Voltage of the First Stage, ON-time and Required Peak Current of L_2 .

$$L_2 = VC_1 \cdot \frac{t_{ON}}{I_{L2}(\text{pk})} = \frac{34.6 \cdot 2.57 \cdot 10^{-6}}{0.223} = 398\mu\text{H}$$

Step 11. Verify the Estimated Output Voltage, V_{OUT}

$$V_{OUT} = \frac{V_{IN}(\text{stage 2}) \cdot d}{1 - d}$$

$$V_{OUT} = \frac{34.6 \cdot 0.257}{0.743} \approx 12.0\text{V}$$

Note that this is an approximation and does not account for the output rectifier voltage drop nor any other losses. The control circuit will adjust for these losses since it is operating closed loop and modify the OFF-time, hence duty cycle, accordingly.

PROGRAMMING THE UCC3889 FUNCTIONS

The timing functions of the IC will be programmed according to the timing intervals which




Figure 7. Typical 110/220VAC Application

1N4937 type 600V diodes can be used in the high voltage switching sections, and a lower voltage 1N4935 is a good selection for the output diode. To simplify manufacturing, 1N4937s can be used for all three rectifier applications. The complete schematic and list of components is shown in figure 7. Measured performance is indicated above.

UCC3889 Application Circuit Performance Measurements

110VAC (only) and 110/220 Universal AC input Nonisolated models

V _{IN} (VAC)	V _{out} (VDC)	P _{out} (W)	EFFCY (approx)
78 (both)	12.16	0.58	45%
	12.15	0.81	47%
	12.11	1.00	47%
128 (both)	12.22	0.59	45%
	12.23	0.82	45%
	12.24	1.02	44%
170 (110/220 only)	12.24	0.59	44%
	12.25	0.82	44%
	12.26	1.03	44%
264 (110/220 only)	12.24	0.59	40%
	12.26	0.82	42%
	12.28	1.034	43%

V_{OUT} nominal = 12.195V, ±0.7% (±85mV)
Efficiency nominal = 44%

ISOLATING THE OUTPUT VOLTAGE

An isolated output voltage is obtainable with this UCC3889 controlled cascaded Flyback conversion technique. While several possibilities exist, one of the easiest places to attain isolation is at the inductor used in the second power conversion stage, as shown in Figure 8. Due to its lower inductance than the first stage, fewer turns are required and generally a smaller core can be utilized. Note, however, that the core size could be predominantly determined by the isolation requirements and not the stored energy requirements of the system. Designers are encouraged to pursue various core geometry options depending on the specific isolation voltage, safety agency and creepage/clearance distance requirements.




Figure 8. Isolated Output

One rather quick, inexpensive and effective way to provide an isolated output is to use an "off-the-shelf" isolation transformer which meets the design specifications. Many standard "Common Mode Line Chokes" used for EMI filters and suppression meet the appropriate voltage isolation requirements. One example of this is the Coilcraft "EE Style" series of line chokes. Specifically, their E3496A through E3498A coupled chokes have inductances between 168 μ H and 468 μ H, and can handle currents from 2.5 to 4 amps. As stated previously, there are a variety of other manufacturers, core styles and ratings to choose from, in addition to designing one's own.

REGULATING THE ISOLATED OUTPUT

Maintaining adequate regulation of the isolated output voltage over all line and load conditions without any feedback path to the IC via optocoupler (etc.) is possible. If both windings of the isolating inductor were perfectly coupled then the voltages of each would look identical regardless of which one was being loaded. As is always the case, truly perfect magnetic coupling cannot be obtained, resulting in detrimental series, leakage inductance. This detracts from the ability for one winding to perfectly track the other which will degrade output voltage regulation. These effects are minimized by a low leakage inductance design, but some finite leakage is to be expected, especially with high voltage isolation between windings.

Preloading of the "feedback" winding which powers the UCC3889 IC and provides the voltage feedback information will improve regulation of the isolated output over all load conditions. While this does reduce overall efficiency, the small penalty




Figure 9. Adding Series Inductance to Improve Cross Regulation

may be an acceptable compromise for the improvement in regulation.

The best option to improve regulation is to add some series inductance to the "feedback" winding as shown in Figure 9. Note that when placed as shown, the inductance is not part of the circuit while the coupled inductor is charging, but only during the discharge. This additional inductance has the effect of steering all ripple current (hence stored energy) to the isolated output which is more heavily loaded. Energy is transferred to where it is needed most, at the load, and not to the control circuit. By varying the series inductance and preloading of each output, excellent regulation of the isolated output voltage can be achieved without requiring a separate feedback path.

An isolated version of the universal input range application circuit of Figure 10 was constructed and




Figure 10. Isolated Output with Universal AC Input Range

tested. Performance results are shown below for comparison to the nonisolated version.

UCC3889 Application Circuit Performance Measurements

110/220 Universal AC Input with Isolated Output

V _{IN} (VAC)	V _{NONISO} (VDC)	V _{ISO} (VDC)	P _{OUT} (W)	EFFCY (approx)
78	12.37	12.07	0.41	45%
	12.31	11.85	0.63	46%
	12.26	11.63	0.82	47%
	12.26	11.33	0.99	51%
156	12.39	12.14	0.42	44%
	12.36	12.00	0.64	45%
	12.37	11.80	0.85	46%
	12.37	11.72	1.06	44%
195	12.42	11.77	0.39	43%
	12.39	11.59	0.60	44%
	12.36	11.33	0.78	44%
	12.33	11.42	1.00	45%
240	12.43	11.819	0.39	39%
	12.41	11.697	0.61	42%
	12.39	11.605	0.81	43%
	12.38	11.626	1.04	43%

Nonisolated V_{OUT} nominal = 12.349V, ±0.7% (±85mV)
 Isolated V_{OUT} nominal = 11.74V, ±3.4% (±400mV)
 Efficiency nominal = 45%
 Main Transformer = COILCRAFT E3498A "Common Mode EMI Filter Choke", Turns Ratio = 1:1, L_p = L_s = 160μH (approx), 3750VAC Isolation

EFFICIENCY

The efficiency measurements indicate the overall ratio of output power divided by the input power, and are typically around 45%. Note that this figure includes the power lost in the timing resistor (R_{TON}) **connecting the input supply voltage to the UCC3889 for initial startup and continuous input line voltage detection. The power consumed to perform this function is approximately 30**

milliwatts at low line, but nearly 400 milliwatts at high line. Once this loss is accounted for, the remaining losses demonstrate that this converter runs between 51% and 63% efficiency at high line, depending on load. It is clear that this cascaded flyback conversion technique is a highly efficient solution to low power applications, especially with a high voltage input.

OTHER APPLICATIONS

Although primarily designed for off-line applications, the UCC3889 Bias Supply Controller and the cascaded Flyback Conversion technique are equally applicable for low power DC/DC converters. Typical usages are to generate a bias supply for the main PWM controller, or to deliver a regulated, low power output supply. The simple implementation of this control technique is further applicable to numerous other topologies including conventional Flyback, Forward and other single switch converters.

SUMMARY

The task of generating a low power, low voltage bias supply can be greatly simplified using this novel cascaded Flyback converter technique. Inexpensive, readily available standard components can be used in cost sensitive applications, while miniature surface mount devices are best suited where size is a premium. Furthermore, this approach can be utilized to generate an isolated low power supply without the complexity of voltage feedback circuitry. Finally, a sophisticated 8 pin IC, the UCC3889 Bias Supply Controller has been introduced to minimize external components while providing complete protection of the converter and regulation of the output voltage.

NOTES

- The control technique implemented by the UCC3889 Control IC is used under agreement from Lambda Electronics and is patent pending. Designs incorporating this control technique are not in violation of this patent provided that the UCC3889 is used as the control device.
- COILCRAFT's phone number is :
1-800-322-2645 (U.S.).

Unitrode Corporation makes no representation that the use or interconnection of the circuits described herein will not infringe on existing or future patent rights, nor do the descriptions contained herein imply the granting of licenses to make, use or sell equipment constructed in accordance therewith.

© 1994 by Unitrode Corporation. All rights reserved. This bulletin, or any part or parts thereof, must not be reproduced in any form without permission of the copyright owner.

NOTE: The information presented in this bulletin is believed to be accurate and reliable. However, no responsibility is assumed by Unitrode Corporation for its use.