



UCC3941-3/-5/-ADJ PRELIMINARY

1V Synchronous Boost Converter

FEATURES

- 1V Input Voltage Operation Startup Guaranteed Under Full Load on Main Output With Operation Down to 0.4V
- Input Voltage Range of 1V to VOUT +
 0.5V
- 500mW Output Power at Battery Voltages as Low as 0.8V
- Secondary 9V Supply From a Single Inductor
- Adjustable Output Power Limit Control
- Output Fully Disconnected in Shutdown
- Adaptive Current Mode Control for Optimum Efficiency
- 8µA Shutdown Supply Current

DESCRIPTION

The UCC3941 family of low input voltage single inductor boost converters are optimized to operate from a single or dual alkaline cell, and step up to a 3.3V, 5V, or an adjustable output at 500mW. The UCC3941 family also provides an auxiliary 9V 100mW output, primarily for the gate drive supply, which can be used for applications requiring an auxiliary output such as a 5V supply by linear regulating. The primary output will start up under full load at input voltages typically as low as 0.8V, with a guaranteed maximum of 1V, and will operate down to 0.4V once the converter is operating, maximizing battery utilization.

Demanding applications such as Pagers and PDA's require high efficiency from several milli-watts to several hundred milli-watts, and the UCC3941 family accommodates these applications with >80% typical efficiencies over the wide range of operation. The high efficiency at low output current is achieved by optimizing switching and conduction losses along with low quiescent current. At higher output current the 0.25 Ω switch, and 0.4 Ω synchronous rectifier, along with continuous mode conduction, provide high efficiency. The wide input voltage range on the UCC3941 family can accommodate other power sources such as NiCd and NiMH.

Other features include maximum power control and shutdown control. Packages available are the 8-pin SOIC (D) and 8-pin DIP (N or J).



SIMPLIFIED BLOCK DIAGRAM AND APPLICATION CIRCUIT

ABSOLUTE MAXIMUM RATINGS

VIN Voltage
SD Voltage
PLIM Voltage –0.3V to 10V
VGD Voltage
SW Voltage
VOUT Voltage
Storage Temperature
Junction Temperature
Lead Temperature (Soldering, 10 sec.) +300°C
Currents are positive into, negative out of the specified terminal.
Consult Packaging Section of Databook for thermal limitations
and considerations of packages.

CONNECTION DIAGRAM



Pin 6 is FB for UCC3941-ADJ.

ELECTRICAL CHARACTERISTICS: Unless otherwise specified	, TA = $0^{\circ}C$ to $70^{\circ}C$,	, VIN = 1.25V for UC	C3941-3/-ADJ, VI	= ۷
2.5V for UCC3941-5, TA = TJ.				

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
VIN Section					
Minimum Startup Voltage	No External VGD Load, TJ = 25°C, IOUT = 100mA (Note 1)		0.8	1	V
Minimum Start Voltage	No External VGD Load, IOUT = 100mA (Note 1)		0.9	1.1	V
Minimum Dropout Voltage	No External VGD Load, IOUT = 100mA (Note 1)			0.5	V
Input Voltage Range		1		VOUT+ 0.5	V
Quiescent Supply Current	(Note 2)		10	25	μA
Supply Current at Shutdown	SD = Open		8	20	μA
Output Section			-		-
Quiescent Supply Current	(Note 2)		40	80	μA
Supply Current at Shutdown	SD = Open		6	15	μA
Regulation Voltage (UCC3941-3)	1V < VIN < 3V	3.20	3.3	3.39	V
	1V < VIN < 3V, 0mA < IOUT < 150mA (Note 1)	3.17	3.3	3.43	V
Regulation Voltage (UCC3941-5)	1V < VIN < 5V	4.85	5	5.15	V
	1V < VIN < 5V, 0mA < IOUT 100mA (Note 1)	4.8	5	5.2	V
FB Voltage (UCC3941-ADJ)	1V < VIN < 5V	1.212	1.25	1.288	V
VGD Output Section				-	
Quiescent Supply Current	(Note 2)		30	60	μA
Supply Current at Shutdown	SD = Open		8	20	μA
Regulation Voltage	1V < VIN < 3V, TA = 25°C	7.5	8.7	9.2	V
	1V < VIN < 3V	7.4	8.7	9.3	V
	1V < VIN < 3V, 0mA < IOUT < 10mA (Note 1)	7.4	8.7	9.3	V
Inductor Charging Section (L = 22μ H)					
Peak Discontinuous Current	Over Operating Range (Note 1)		0.5		А
Peak Continuous Current	RPLIM = 0 (Note 1)	0.9	1.4	1.8	А
	RPLIM = 6.2Ω (Note 1)	0.5	0.8	1.1	А
	RPLIM = 0, VIN = 3V (Note 1)	0.4	0.65	0.9	А

ELECTRICAL CHARACTERISTICS	cont.): Unless otherwise specified	$TA = 0^{\circ}C$ to $70^{\circ}C$,	VIN = 1.25V for
UCC3941-3/-ADJ, VIN = 2.5V for UCC394	11-5, TA = TJ.		

TEST CONDITIONS	MIN	TYP	MAX	UNITS
D Package		0.25	0.4	Ω
(Note 1)		50		ns
Synchronous Rectifier Section				
D Package		0.35	0.6	Ω
	D Package (Note 1) D Package	D Package (Note 1) D Package	TEST CONDITIONS MIN TYP D Package 0.25 (Note 1) 50 D Package 0.35	TEST CONDITIONSMINTYPMAXD Package0.250.4(Note 1)50D Package0.350.6

Note 1: Performance from application circuit shown in Figures 3 - 5 guaranteed by design and alternate testing methods, but not 100% tested as shown in production.

Note 2: For the UCC3941-3, VOUT = 3.47V and VGD = 9.3V. For the UCC3941-5, VOUT = 5.25V, VGD = 10.4V. For the UCC3941-ADJ, FB = 1.315V, VGD = 10.4V.

PIN DESCRIPTIONS

FB: Feedback control pin used in the UCC3941-ADJ version only. The internal reference for this comparator is 1.25V and external resistors provide the gain to the output voltage.

PGND: Power ground of the IC. The inductor charging current flows through this pin. For the UCC3941-ADJ signal ground and power ground lines are tied to a common pin.

PLIM: This pin is programmed to set the maximum input power for the converter. For example a 1A current limit at 1V would have a 333mA limit at 3V input keeping the input power constant at 1W. The peak current at VIN = 1V is programmed to 1.5A (1.5W) when this pin is grounded. The power limit is given by:

$$\mathsf{PL}(\mathsf{W}) = \frac{14.5}{\mathsf{RPL} + 6.5}$$

where RPL is equal to the external resistor from the PLIM pin to ground. The peak current limit is given by:

$$IPK(A) = \frac{14.5}{VIN \bullet (RPL + 6.5)}.$$

Constant power gives several advantages over constant current such as lower output ripple.

SD: When this pin is open, the built in $2\mu A$ current source pulls up on the pin and programs the IC to go into sleep or shutdown mode. When this pin is tied to ground, the IC is enabled and both output voltages will regulate.

SGND: Signal ground of the IC. For the UCC3941-ADJ signal ground and power ground lines are tied to a common pin.

SW: An inductor is connected between this node and VIN. The VGD (Gate Drive Supply) flyback diode is also connected to this pin. When servicing the 3.3V supply, this pin will go low charging the inductor, then shut off, dumping the energy through the synchronous rectifier to the output. When servicing the VGD supply, the internal synchronous rectifier stays off, and the energy is diverted to VGD through the flyback diode. During discontinuous portions of the inductor current a MOSFET resistively connects VIN to SW damping excess circulating energy to eliminate undesired high frequency ringing.

VGD: The VGD pin which is coarsely regulated around 9V and is primarily used for the gate drive supply for the power switches in the IC. This pin can be loaded with up to 10mA as long as it does not present a load at voltages below 2V. This ensures proper startup of the IC. The VGD supply can go as low as 7.5V without interfering with the servicing of the 3.3V output. Below 7.5V, VGD will have the highest priority, although practically the voltage should not decay to that level if the output capacitor is sized properly.

VIN: Input voltage to supply the IC during startup. After the output is running the IC draws power from VOUT or VGD.

VOUT: Main output voltage (3.3V, 5V or adjustable) which has highest priority in the multiplexing scheme, as long as VGD is above the critical level of 7.5V. Loads over 150mA are achievable at 1V input voltage. This output will startup with 1V input at full load.

APPLICATION INFORMATION

A detailed block diagram of the UCC3941 is shown in Figure 1. Unique control circuitry provides high efficiency power conversion for both light and heavy loads by transitioning between discontinuous and continuous conduction based on load conditions. Figure 2 depicts converter waveforms for the application circuit shown in Figure 3. A single 22μ H inductor provides the energy pulses required for a highly efficient 3.3V converter at up to 500mW out-

put power.

At time t1, the 3.3V output drops below its lower threshold, and the inductor is charged with an on time determined by:

$$T_{ON} = \frac{12\mu s}{VIN}.$$







Figure 2. Inductor Current and Output Ripple Waveforms



Figure 3. Dual Output Synchronous Boost 3.3V Version

Figure 4. Dual Output Synchronous Boost 5V Version



Figure 5. Dual Output Synchronous Boost ADJ Version

For a 1.25V input, and a 22μ H inductor, the resulting peak current is approximately 500mA. At time t2, the inductor begins to discharge with a minimum off time of 1.7 μ s. Under lightly loaded conditions, the amount of energy delivered in this single pulse would satisfy the voltage control loop, and the converter would not command any more energy pulses until the output again drops below the lower voltage threshold.

At time t3, the VGD supply has dropped below its lower threshold, but the output voltage is still above its threshold point. This results in an energy pulse to the gate drive supply at t4. However, while the gate drive is being serviced, the output voltage has dropped below its lower threshold, so the state machine commands an energy pulse to the output as soon as the gate drive pulse is completed.

Time t6, represents a transition between light and heavy load. A single energy pulse is not sufficient to force the output voltage above its upper threshold before the minimum off time has expired, and a second charge cycle is commanded. Since the inductor current does not reach zero in this case, the peak current is greater than 0.5A at the end of the next charge on time. The result is a ratcheting of inductor current until either the output voltage is satisfied, or the converter reaches its programmed current limit. At time t7, the gate drive voltage has dropped below its threshold but the converter continues to service the output because it has highest priority, unless VGD drops below 7.5V. Between t7 and t8, the converter reaches its peak current limit which is determined by RPL and VIN. Once the limit is reached, the converter operates in continuous mode with approximately 200mA of ripple current. At time t8, the output voltage is satisfied, and the converter can service VGD, which occurs at t9.

Programming the Power Limit

The UCC3941 incorporates an adaptive power limit control which modifies the converter current limit as a function of input voltage. In order to program the function, the user simply determines the output power requirements and makes an initial converter efficiency estimate. The programming resistor is chosen by:

$$\mathsf{R}_{\mathsf{PL}} = \frac{14.5 \bullet \mathsf{n}}{\mathsf{P}_{\mathsf{OUT}}} - 6.5\Omega.$$

Where n is the initial efficiency estimate. For 500mW of output power, and an efficiency estimate of 0.75:

$$\mathsf{R}_{\mathsf{PL}} = \frac{14.5 \bullet 0.75}{0.5} - 6.5 = 15.25\Omega.$$

For decreasing values of RPL, the power limit increases. Therefore, to insure that the converter can supply 500mW of output power, a power limiting resistor of less than 15Ω must be chosen. For the circuit shown in Figure 3, RPL is chosen as 6.2Ω :

$$\mathsf{PL} = \frac{14.5}{15\Omega + 6.5\Omega} = 0.67 \mathsf{W}.$$

This power limiting setting will support 0.5W of output power. It should be noted that the power limit equation contains an approximation which results in slightly less actual input power than the equation predicts. This discrepancy results from the fact that the average current delivered to the load will be less than the peak current set by the power limit function due to current ripple. However, if the ripple component of the current is kept low, the power limit equation can be used as an adequate estimate of input power. Furthermore, since an initial efficiency estimate was required, sufficient margin can be built into this estimate to insure proper converter operation.

Inductor Section

An inductor value of 22μ H will work well in most applications, but values between 10μ H and 100μ H are also acceptable. Lower value inductors typically offer lower ESR and smaller physical size. Due to the nature of the "bangbang" controllers, larger inductor values will typically result in larger overall voltage ripple, because once the output voltage level is satisfied the converter goes dis-

continuous, resulting in the residual energy of inductor causing overshoot.

It is recommended to keep the ESR of the inductor below 0.15Ω for 500mW applications. A Coilcraft DT3316P-223 surface mount inductor is one choice since it has a current rating of 1.5A and an ESR of 84m Ω . Other choices for surface mount inductors are shown in Table 1.

MANUFACTURER	PART NUMBERS
Coilcraft	DT Series
Cary, Illinois	
Tel: 708-639-2361	
Fax: 708-639-1469	
Coiltronics	CTX Series
Boca Raton, Florida	
Tel: 407-241-7876	
Fax: 407-241-9339	

Table 1. Inductor Suppliers

Output Capacitor Selection

Once the inductor value is selected the capacitor value will determine the ripple of the converter. The worst case peak to peak ripple of a cycle is determined by two components, one is due to the charge storage characteristic, and the other is the ESR of the capacitor. The worst case ripple occurs when the inductor is operating at maximum current and is expressed as follows:

$$\Delta V = \frac{(I_{CL})^2 \bullet L}{2 \bullet C \bullet (V_O - V_I)} + I_{CL} \bullet C_{ESR} \text{ where}$$

ICL = the peak inductor current $\left(I_{CL} = \frac{P_{OwerLimit}}{V_{IN}}\right)$

 ΔV = output ripple Vo = output voltage VI = input voltage CESR = ESR of the output capacitor

A Sanyo OS-CON series surface mount capacitor (10SN100M) is one recommendation. This part has an ESR rating of 90m Ω at 100 μ F. Other potential capacitor sources are shown in Table 2.

MANUFACTURER	PART NUMBER
Sanyo Video Components	OS-CON Series
San Diego, California	
Tel: 619-661-6322	
Fax: 619-661-1055	
AVX	TPS Series
Sanford, Maine	
Tel: 207-282-5111	
Fax: 207-283-1941	
Sprague	695D Series
Concord, New Hampshire	
Tel: 603-224-1961	
Fax: 603-224-1430	

Table 2. Capacitor Suppliers

Input Capacitor Selection

Since the UCC3941 family does not require a large decoupling capacitor on the input voltage to operate properly, a 10μ F capacitor is sufficient for most applications. Optimum efficiency will occur when the capacitor value is large enough to decouple the source impedance. This usually occurs for capacitor values in excess of 100μ F.



Figure A. UCC3941 Efficiency vs. IOUT



T4: VOUT has reached a sufficient voltage and VGD is serviced until it reaches \approx 9V.

Figure B. Startup Characteristics



T5: Both outputs are satisfied.

Figure C. Dual Output Example

Figure D. Pseudo Continuous Mode Operation

Figure E. UCC3941-3 Dropout vs. IOUT

Figure F. Minimum Start Voltage vs. IOUT