UC1714/5
UC2714/5
UC3714/5

## Complementary Switch FET Drivers

## FEATURES

- Single Input (PWM and TTL Compatible)
- High Current Power FET Driver, 1.0A Source/2A Sink
- Auxiliary Output FET Driver, 0.5A Source/1A Sink
- Time Delays Between Power and Auxiliary Outputs Independently Programmable from 50ns to 500ns
- Time Delay or True Zero-Voltage Operation Independently Configurable for Each Output
- Switching Frequency to 1 MHz
- Typical 50ns Propagation Delays
- ENBL Pin Activates 220 $\mu \mathrm{A}$ Sleep Mode
- Power Output is Active Low in Sleep Mode
- Synchronous Rectifier Driver


## DESCRIPTION

These two families of high speed drivers are designed to provide drive waveforms for complementary switches. Complementary switch configurations are commonly used in synchronous rectification circuits and active clamp/reset circuits, which can provide zero voltage switching. In order to facilitate the soft switching transitions, independently programmable delays between the two output waveforms are provided on these drivers. The delay pins also have true zero voltage sensing capability which allows immediate activation of the corresponding switch when zero voltage is applied. These devices require a PWM-type input to operate and can be interfaced with commonly available PWM controllers.

In the UC1714 series, the AUX output is inverted to allow driving a p-channel MOSFET. In the UC1715 series, the two outputs are configured in a true complementary fashion.

## BLOCK DIAGRAM



Note: Pin numbers refer to $J, N$ and $D$ packages.

## ABSOLUTE MAXIMUM RATINGS

| Supply Voltage Vcc | 20V |
| :---: | :---: |
| Power Driver IOH |  |
| continuous | -200mA |
| peak | -1A |
| Power Driver IOL |  |
| continuous | 400mA |
| peak | 2 A |
| Auxiliary Driver IOH |  |
| continuous | -100mA |
| peak | -500mA |
| Auxiliary Driver IOL |  |
| continuous | 200mA |
| peak |  |

## CONNECTION DIAGRAMS

## DIL-8, SOIC-8 (Top View) <br> J or N, D Packages



Input Voltage Range (INPUT, ENBL) . . . . . . . . -0.3 V to 20 V
Storage Temperature Range. . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
Operating Junction Temperature (Note 1) . . . . . . . . . . $150^{\circ} \mathrm{C}$
Lead Temperature (Soldering 10 seconds) . . . . . . . . . $300^{\circ} \mathrm{C}$
Note 1: Unless otherwise indicated, voltages are referenced to ground and currents are positive into, negative out of, the specified terminals.
Note 2: Consult Packaging Section of databook for thermal limitations and specifications of packages.

SOIC-16 (Top View)
DP Package

| N/C 1 | $\checkmark$ | 16 | ENBL |
| :---: | :---: | :---: | :---: |
| Vcc 2 |  | 15 | T1 |
| PWR 3 |  | 14 | INPUT |
| GND 4 |  | 13 | GND |
| GND 5 |  | 12 | GND |
| AUX 6 |  | 11 | T2 |
| N/C 7 |  | 10 | N/C |
| N/C 8 |  | 9 | N/C |

ELECTRICAL CHARACTERISTICS: Unless otherwise stated, $\mathrm{Vcc}=15 \mathrm{~V}, \mathrm{ENBL} \geq 2 \mathrm{~V}, \mathrm{RT} 1=100 \mathrm{k} \Omega$ from T1 to GND, RT $2=100 \mathrm{k} \Omega$ from T2 to GND, and $-55^{\circ} \mathrm{C}<\mathrm{TA}_{\mathrm{A}}<125^{\circ} \mathrm{C}$ for the UC1714/5, $-40^{\circ} \mathrm{C}<\mathrm{TA}_{\mathrm{A}}<85^{\circ} \mathrm{C}$ for the UC2714/5, and $0^{\circ} \mathrm{C}<\mathrm{TA}_{\mathrm{A}}<70^{\circ} \mathrm{C}$ for the UC3714/5, $\mathrm{TA}=\mathrm{TJ}$.

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Overall |  |  |  |  |  |
| Vcc |  | 7 |  | 20 | V |
| Icc, nominal | ENBL $=2.0 \mathrm{~V}$ |  | 18 | 24 | mA |
| Icc, sleep mode | ENBL $=0.8 \mathrm{~V}$ |  | 200 | 300 | $\mu \mathrm{A}$ |
| Power Driver (PWR) |  |  |  |  |  |
| Pre Turn-on PWR Output, Low | $\mathrm{VCC}=0 \mathrm{~V}$, lout $=10 \mathrm{~mA}, \mathrm{ENBL} \leq 0.8 \mathrm{~V}$ |  | 0.3 | 1.6 | V |
| PWR Output Low, Sat. (VPWR) | INPUT $=0.8 \mathrm{~V}$, IOUT $=40 \mathrm{~mA}$ |  | 0.3 | 0.8 | V |
|  | INPUT $=0.8 \mathrm{~V}$, IOUT $=400 \mathrm{~mA}$ |  | 2.1 | 2.8 | V |
| PWR Output High, Sat. (Vcc - VPWR) | INPUT $=2.0 \mathrm{~V}$, IOUT $=-20 \mathrm{~mA}$ |  | 2.1 | 3 | V |
|  | INPUT $=2.0 \mathrm{~V}$, IOUT $=-200 \mathrm{~mA}$ |  | 2.3 | 3 | V |
| Rise Time | $\mathrm{CL}=2200 \mathrm{pF}$ |  | 30 | 60 | ns |
| Fall Time | $\mathrm{CL}=2200 \mathrm{pF}$ |  | 25 | 60 | ns |
| T1 Delay, AUX to PWR | INPUT rising edge, RT1 = 10k $\Omega$ (Note 4) | 20 | 35 | 80 | ns |
| T1 Delay, AUX to PWR | INPUT rising edge, RT1 = 100k ( (ote 4) | 350 | 500 | 700 | ns |
| PWR Prop Delay | INPUT falling edge, 50\% (Note 3) |  | 35 | 100 | ns |
| Auxiliary Driver (AUX) |  |  |  |  |  |
| AUX Output Low, Sat (VaUX) | $\mathrm{VIN}=2.0 \mathrm{~V}$, Iout $=20 \mathrm{~mA}$ |  | 0.3 | 0.8 | V |
|  | $\mathrm{VIN}=2.0 \mathrm{~V}$, IOUT $=200 \mathrm{~mA}$ |  | 1.8 | 2.6 | V |

ELECTRICAL CHARACTERISTICS (cont.): Unless otherwise stated, VcC $=15 \mathrm{~V}, \mathrm{ENBL} \geq 2 \mathrm{~V}, \mathrm{RT} 1=100 \mathrm{k} \Omega$ from T1 to GND, RT2 $=100 \mathrm{k} \Omega$ from T2 to GND, and $-55^{\circ} \mathrm{C}<\mathrm{TA}_{\mathrm{A}}<125^{\circ} \mathrm{C}$ for the UC1714/5, $-40^{\circ} \mathrm{C}<\mathrm{TA}_{\mathrm{A}}<85^{\circ} \mathrm{C}$ for the UC2714/5, and $0^{\circ} \mathrm{C}<\mathrm{TA}<70^{\circ} \mathrm{C}$ for the UC3714/5, $\mathrm{TA}=\mathrm{TJ}$.

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Auxiliary Driver (AUX) (cont.) |  |  |  |  |  |
| AUX Output High, Sat (Vcc- Vaux) | $\mathrm{VIN}=0.8 \mathrm{~V}$, IOUT $=-10 \mathrm{~mA}$ |  | 2.1 | 3.0 | V |
|  | $\mathrm{VIN}=0.8 \mathrm{~V}$, IOUT $=-100 \mathrm{~mA}$ |  | 2.3 | 3.0 | V |
| Rise Time | $\mathrm{CL}=1000 \mathrm{pF}$ |  | 45 | 60 | ns |
| Fall Time | $C L=1000 \mathrm{pF}$ |  | 30 | 60 | ns |
| T2 Delay, PWR to AUX | INPUT falling edge, Rד2 = 10k ( ( (ote 4) | 20 | 50 | 80 | ns |
| T2 Delay, PWR to AUX | INPUT falling edge, RT2 = 100k ( ( ote 4) | 250 | 350 | 550 | ns |
| AUX Prop Delay | INPUT rising edge, 50\% (Note 3) |  | 35 | 80 | ns |
| Enable (ENBL) |  |  |  |  |  |
| Input Threshold |  | 0.8 | 1.2 | 2.0 | V |
| Input Current, IIH | $E N B L=15 \mathrm{~V}$ |  | 1 | 10 | $\mu \mathrm{A}$ |
| Input Current, IIL | ENBL $=0 \mathrm{~V}$ |  | -1 | -10 | $\mu \mathrm{A}$ |
| T1 |  |  |  |  |  |
| Current Limit | $\mathrm{T} 1=0 \mathrm{~V}$ |  | -1.6 | -2 | mA |
| Nominal Voltage at T1 |  | 2.7 | 3 | 3.3 | V |
| ZVS Delay | T1 = 2.5 V , (Note 5 ) |  | 40 | 70 | ns |
| T2 |  |  |  |  |  |
| Current Limit | $\mathrm{T} 2=0 \mathrm{~V}$ |  | -1.2 | -2 | mA |
| Nominal Voltage at T2 |  | 2.7 | 3 | 3.3 | V |
| ZVS Delay | T2 = 2.5 V , (Note 5 ) |  | 50 | 100 | ns |
| Input (INPUT) |  |  |  |  |  |
| Input Threshold |  | 0.8 | 1.4 | 2.0 | V |
| Input Current, IIH | INPUT $=15 \mathrm{~V}$ |  | 1 | 10 | $\mu \mathrm{A}$ |
| Input Current, IIL | INPUT $=0 \mathrm{~V}$ |  | -5 | -20 | $\mu \mathrm{A}$ |

Note 3: Propagation delay times are measured from the $50 \%$ point of the input signal to the $10 \%$ point of the output signal's transition with no load on outputs.
Note 4: T1 (T2) Delay is defined as the time between the $10 \%$ transition point of AUX (PWR) and the $10 \%$ transition point of PWR (AUX) with no capacitive load on either output.
Note 5: ZVS Delay is defined as : for the PWR output, the 10\% transition point of its rising edge measured from the $50 \%$ point of the rising edge of INPUT and for the AUX, the $10 \%$ transition point of its rising edge on the UC1715 or the $90 \%$ transition point of its falling edge on the UC1714 measured from the $50 \%$ point of the falling edge of INPUT.

## PIN DESCRIPTIONS

AUX: The AUX switches immediately at INPUT's rising edge but waits through the T2 delay after INPUT's falling edge before switching. AUX is capable of sourcing 0.5 A and sinking 1.0A of drive current. See the Time Relationships diagram below for the difference between the UC1714 and UC1715 for INPUT, MAIN, and AUX. During sleep mode, AUX is inactive with a high impedance.
ENBL: The ENBL input switches at TTL logic levels (approximately 1.2 V ), and its input range is from 0 V to 20 V . The ENBL input will place the device into sleep mode when it is a logical low. The current into Vcc during the sleep mode is typically $220 \mu \mathrm{~A}$.
GND: This is the reference pin for all input voltages and the return point for all device currents. It carries the full
peak sinking current from the outputs. Any tendency for the outputs to ring below GND voltage must be damped or clamped such that GND remains the most negative potential.
INPUT: The input switches at TTL logic levels (approximately 1.4 V ) but the allowable range is from 0 to 20 V , allowing direct connection to most common IC PWM controller outputs. The rising edge immediately switches the AUX output, and initiates a timing delay, T1, before switching on the PWR output. Similarly, the INPUT falling edge immediately turns off the PWR output and initiates a timing delay, T2, before switching the AUX output.
It should be noted that if the input signal comes from a controller with FET drive capability, this signal provides

## PIN DESCRIPTIONS (cont.)

another option. INPUT and PWR provide a delay only at the leading edge while INPUT and AUX provide the delay at the trailing edge.
PWR: The PWR output waits for the T1 delay after the INPUT's rising edge before switching on, but switches off immediately at INPUT's falling edge (neglecting propagation delays). This output is capable of sourcing 1A and sinking 2A of peak gate drive current. PWR output includes a passive, self-biased circuit which holds this pin active low, when ENBL $\leq 0.8 \mathrm{~V}$ regardless of VCC's voltage.
T1: A resistor to ground programs the time delay between AUX switch turn-off and PWR turn-on.
T2: This pin functions in the same way as T1 but controls the time delay between PWR turn-off and activation of the AUX switch.
T1, T2: The resistor on each of these pins sets the charg-
ing current on internal timing capacitors to provide independent time control. The nominal voltage level at each pin is 3 V and the current is internally limited to 1 mA . The total delay from INPUT to each output includes a propagation delay in addition to the programmable timer but since the propagation delays are approximately equal, the relative time delay between the two outputs can be assumed to be solely a function of the programmed delays. The relationship of the time delay vs. RT is shown in the Typical Characteristics curves.
Either or both pins can alternatively be used for voltage sensing in lieu of delay programming. This is done by pulling the timer pins below their nominal voltage level which immediately activates the timer output.
Vcc: The Vcc input range is from 7 V to 20 V . This pin should be bypassed with a capacitor to GND consistent with peak load current demands.



## TYPICAL APPLICATIONS



Figure 1. Typical Application With Timed Delays


Figure 2. Using the Timer Input for ZeroVoltage Sensing

## TYPICAL APPLICATIONS (cont.)



Figure 3. Self-actuated Sleep Mode with the Absence of an Input PWM Signal. Wake Up Occurs with the First Pulse while Turn-off is Determined by the Rто • Сто Time Constant


Figure 4. Using the UC1715 as a Complementary Synchronous Rectifier Switch Driver with N-Channel FETs


Figure 5. Synchronous Rectifier Application with a Charge Pump to Drive the High-Side N-Channel Buck Switch. Vin is Limited to 10V as Vcc will Rise to Approximately 2Vin.

## TYPICAL APPLICATIONS (cont.)



UDG-94016-1
Figure 6. Typical Forward Converter Topology with Active Reset Provided by the UC1714 Driving an N-Channel Switch (Q1) and a P-Channel Auxilliary Switch (Q2)


Figure 7. Using an N-Channel Active Reset Switch with a Floating Drive Command

