Isolated High Side FET Driver

FEATURES

- Receives Both Power and Signal Across the Isolation Boundary
- 9 to 15 Volt High Level Gate Drive
- Under-voltage Lockout
- Programmable Over-current Shutdown and Restart
- Output Enable Function

DESCRIPTION


The UC1725 and its companion chip, the UC1724, provide all the necessary features to drive an isolated MOSFET transistor from a TTL input signal. A unique modulation scheme is used to transmit both power and signals across an isolation boundary with a minimum of external components.

Protection circuitry, including under-voltage lockout, over-current shut-down, and gate voltage clamping provide fault protection for the MOS-FET. High level gate drive is guaranteed to be greater than 9 volts and less than 15 volts under all conditions.

Uses include isolated off-line full bridge and half bridge drives for driving motors, switches, and any other load requiring full electrical isolation.

The UC1725 is characterized for operation over the full military temperature range of -55°C to +125°C while the UC2725 and UC3725 are characterized for -25°C to +85°C and 0°C to +70°C respectively.

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Supply Voltage (pin 3)	. 30V
Power inputs (pins 7 & 8)	. 30V
Output current, source or sink (pin 2)	
DC	0.5A
Pulse (0.5 us)	2.0A
Enable and Current limit inputs (pins 4 & 6)0.3	to 6V
Power Dissipation at T _A ≤ 25°C (DIL-8)	. 1W
Power Dissipation at Ta ≤ 25°C (SO-14)	25mW
Lead Temperature (Soldering, 10 Seconds)	300°C

Note 1: Unless otherwise indicated, voltages are referenced to ground and currents are positive into, negative out of, the specified terminals (pin numbers refer to DIL-8 package). Note 2: See Unitrode Integrated Circuits databook for information regarding thermal specifications and limitations of


CONNECTION DIAGRAMS


PLCC-20 (Top View) Q Package						
	3	2	1	20	19	
1 4			\bigcup			18
5						17
₫ 6						16
₫ 7						15
8	_	40		40	40	14
	9	10	11	12	13	

PACKAGE PIN FUNCTION			
FUNCTION	PIN		
N/C	1		
ISENSE	2		
N/C	3-5		
Timing	6		
Enable	7		
N/C	8-9		
Input A	11		
N/C	12-14		
Input B	15		
Gnd	16		
Vcc	17		
N/C	18-19		
Output	20		

DIL-8 (Top View) J Or N Package 8 Input B Gnd 1 7 Input A Output 2 Vcc 3 6 Enable ISENSE 4 5 Timing

packages.





ELECTRICAL CHARACTERISTICS:

(Unless otherwise stated, these specifications apply for -55°C≤TA≤+125°C for UC1725; -25°C≤TA≤+85°C for UC2725; 0°C≤TA≤+70°C for UC3725; Vcc (pin 3) = 0 to 15V, RT=10k, CT=2.2nf, TA =TJ, pin numbers refer to DIL-8 package.)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
POWER INPUT SECTION (PINS 7 & 8)					
Forward Diode Drop, Schottky Rectifier	IF = 50ma		.55	.7	V
	IF = 500ma		1.1	1.5	V
CURRENT LIMIT SECTION (PIN 4)					
Input bias current	VPIN4 = OV		-1	-10	μΑ
Threshold voltage		0.4	0.5	0.6	V
Delay to outputs	VPIN4 = 0 to 1V		100	250	ns
TIMING SECTION (PIN 5)					
Output Off Time		27	30	33	μs
Upper Mono Threshold		6.3	7.0	7.7	V
Lower Mono Threshold		1.9	2.0	2.3	V
HYSTERESIS AMPLIFIER (PINS 7 & 8)					
Input Open Circuit Voltage	Inputs (pins 7 & 8), Open Circuited, TA= 25°C	7.0	Vcc/2	8.0	V
Input Impedance	TA = 25°C	23	28	33	kΩ
Hysteresis		26.5	2*Vcc	30.5	V
Delay to Outputs	VPIN7 - VPIN8 = VCC + 1V		100	300	ns

ELECTRICAL CHARACTERISTICS (cont.)

(Unless otherwise stated, these specifications apply for -55°C \leq TA \leq +125°C for UC1725; -25°C \leq TA \leq +85°C for UC2725; 0°C \leq TA \leq +70°C for UC3725; Vcc (pin 3) = 0 to 15V, Rt=10k, CT=2.2nf, TA =TJ, pin numbers refer to DIL-8 package.)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
ENABLE SECTION (PIN 6)		•		•	-
High Level Input Voltage		2.1	1.4		V
Low Level Input Voltage			1.4	.8	V
Input Bias Current			-250	-500	μΑ
OUTPUT SECTION					
Output Low Level	IOUT = 20mA		0.35	0.5	V
	IOUT = 200mA		0.6	2.5	V
Output High Level	IOUT = -20mA	13	13.5		V
	IOUT = -200mA	12	13.4		V
	Vcc = 30V, lout = -20mA		14	15	V
Rise/Fall Time	CT = 1nf		30	60	ns
UNDER VOLTAGE LOCKOUT		<u>-</u>	•	•	-
UVLO Low Saturation	20mA, Vcc = 8V		8.0	1.5	V
Start-up Threshold		11.2	12	12.6	V
Threshold Hysteresis		.75	1.0	1.12	V
TOTAL STANDBY CURRENT	·				
Supply Current			12	16	ma

APPLICATION AND OPERATION INFORMATION

INPUTS: Figure 1 shows the rectification and detection scheme used in the UC1725 to derive both power and signal information from the input waveform. Vcc is generated by peak detecting the input signal via the internal bridge rectifier and storing on a small external capacitor, C1. Note that this capacitor is also used to bypass high pulse currents in the output stage, and therefore should be placed directly between pins 1 and 3 using minimal lead lengths.




FIGURE 1 - Input Stage

Signal detection is performed by the internal hysteresis comparator which senses the polarity of the input signal as shown in Figure 2. This is accomplished by setting (resetting) the comparator only if the input signal exceeds Vcc (-Vcc). In some cases it may be necessary to

add a damping resistor across the transformer secondary to minimize ringing and eliminate false triggering of the hysteresis amplifier as shown in Figure 3.




FIGURE 2 - Input Waveform (DIL-8 Pin 7 - Pin 8)




FIGURE 3 - Signal Detection




FIGURE 4 - Current Limit

CURRENT LIMIT AND TIMING: Current sensing and shutdown can be implemented directly at the output using the scheme shown in Figure 4. Alternatively, a current transformer can be used in place of RSENSE. A small RC filter in series with the input (pin 4) is generally needed to eliminate the leading edge current spike caused by parasitic circuit capacitances being charged during turn on. Due to the speed of the current sense circuit, it is very important to ground CF directly to Gnd as shown to eliminate false triggering of the one shot caused by ground drops.

One shot timing is easily programmed using an external

capacitor and resistor as shown in Figure 4. This, in turn, controls the output off time according to the formula:

If current limit feature is not required, simply ground pin 4 and leave pin 5 open.

OUTPUT: Gate drive to the power FET is provided by a totem pole output stage capable of sourcing and sinking currents in excess of 1 amp. The undervoltage lockout circuit guarantees that the high level output will never be less than 9 volts. In addition, during undervoltage lockout, the output stage will actively sink current to eliminate the need for an external gate to source resistor. High level output is also clamped to 15 volts. Under high capacitive loading however, the output may overshoot 2 to 3 volts, due to the drivers' inabitlity to switch from full to zero output current instantaneously. In a practical circuit this is not normally a concern. A few ohms of series gate resistance is normally required to prevent parasitic oscillations, and will also eliminate overshoot at the gate.

ENABLE: An enable pin is provided as a fast, digital input that can be used in a number of applications to directly switch the output. Figure 6 shows a simple means of providing a fast, high voltage translation by using a small signal, high voltage transistor in a cascode configuration. Note that the UC1725 is still used to provide power, drive and protection circuitry for the power FET.




FIGURE 5 - Output Circuit




FIGURE 6 - Using Enable Pin as a High Speed Input
Path