



Isolated High Side IGBT Driver

FEATURES

- Receives Power and Signal from Single Isolation Transformer
- Generates Split Rail for 4A Peak Bipolar Gate Drive
- 16V High Level Gate Drive
- Low Level Gate Drive more Negative than -5V
- Undervoltage Lockout
- Desaturation Detection and Fault Processing
- Separate Output Enable Input
- Programmable Stepped Gate Drive for Soft Turn On
- Programmable Stepped Gate Drive for Soft Fault

DESCRIPTION


The UC1727 and its companion chip, the UC1726, provide all the necessary features to drive an isolated IGBT transistor from a TTL input signal. A unique modulation scheme is used to transmit both power and signal across an isolation boundary with a minimum of external components.

Protection features include under voltage lockout and desaturation detection. High level gate drive signals are typically 16V. Intermediate high drive levels can be programmed for various periods of time to limit surge current at turn on and in the event of desaturation due to a short circuit.

The chip generates a bipolar supply so that the gate can be driven to a negative voltage insuring the IGBT remains off in the presence of high common mode slew rates.

Uses include isolated off-line full bridge and half bridge drives for motors, switches, and any other load requiring full electrical isolation.

BLOCK DIAGRAM






UDG-94005-2

ABSOLUTE MAXIMUM RATINGS

Supply voltage (VCC - VEE).....	40V
Power Inputs (A - B).....	45V
Analog Input Voltage (ENBL, CLAMP).....	-0.3 To Vcc+0.3
Analog Input Voltage (DSAT+, DSAT-).....	VEE-0.3 to VCC+0.3
Analog Input Current (DSAT+, DSAT-).....	-10 to 10mA
Output Current, (OUT)	
DC.....	0.8A
Pulse (0.5µs).....	4A
FRPLY Output Current.....	30mA

Note: All voltages are with respect to COM. Currents are positive into the specified terminal.

CONNECTION DIAGRAMS



See Application Note U-143A "New Chip Pair Provides Isolated Drive for High Voltage IGBTs"

PIN DESCRIPTIONS

A, B: Signal and power input pins. Connect these pins to the secondary of the transformer driven by UC1726.

CLAMP: Analog programming pin for intermediate drive level to be used at turn on or in response to a desaturation event. Requires a bypass capacitor to COM.

COM: Self generated common for bipolar supply. This pin will be 16.5V below PVcc.

DSAT+, DSAT-: Inputs to the desaturation comparator. Desaturation is detected when DSAT+ is greater than DSAT-.

ENBL: Negative true enable input. Tie to Vcc to disable the chip. Connect to COM to enable the chip. If the ENBL pin is used as the primary input to the chip, connect B to Vcc and A to VEE.

FRC: Fault Resistor and Capacitor. Programs the duration that OUT will be held at CLAMP potential during a desaturation event before it is driven fully low. Also sets the period of time that OUT will be held low before allowing it to be driven high again.

FRPLY: Fault Reply pin. Open collector output. Normally connected to VEE. When desaturation is detected, the pin opens.

OUT: Gate drive output. Connect to gate of IGBT with a series damping resistor greater than 3 ohms.

TRC: Timing Resistor and Capacitor. Programs the duration that OUT will be held at CLAMP potential and the period of time the desaturation comparator will be ignored during the rising edge.

Vcc: Positive supply voltage. Bypass to COM with a low ESL/ESR 1µF capacitor.

VEE: Negative supply voltage. Bypass to COM with a low ESL/ESR 1µF capacitor.

PVEE: Output driver negative supply. Connect to VEE with a 3.3 ohm resistor and bypass to COM with a low ESL/ESR 1µF capacitor.

PVcc: Output driver positive supply. Connect to Vcc with a 3.3 ohm resistor and bypass to COM with a low ESL/ESR 1µF capacitor.

ELECTRICAL CHARACTERISTICS: Unless otherwise stated, these specifications apply for TA = -55°C to 125°C for the UC1727, TA = -40°C to 85°C for the UC2727, TA = 0°C to 70°C for the UC3727, R(TRC) = 54.9k, C(TRC) = 180pF, R(FRC) = 309K, C(FRC) = 200pF, Vcc - VEE = 25V, CLAMP = 9V, TA = TJ, and all voltages are measured with respect to COM.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Power Input Receivers					
Forward Diode Drop	IF = 50mA		0.5	0.65	V
	IF = 500mA		1.2	2	V
Vcc Regulator					
Vcc	25 ≤ (Vcc - VEE) ≤ 36V, I(COM) ≤ 15mA	15.5	16.5	17.5	V
Hysteresis Comparator					
Input Open Circuit Voltage	(Measured with respect to VEE)		12		V
Input Impedance			100		kΩ
Hysteresis		44	47	50	V
Enable Input					
High Level Input Voltage		12			V
Low Level Input Voltage				5	V
Input Bias Current	ENBL = COM		-460	-900	µA
Output Driver					
Saturation to Vcc	I(OUT) = -20mA		1.7	2.3	V
Saturation to Vcc	I(OUT) = -500mA		2	2.5	V
Saturation to VEE	I(OUT) = 20mA		2	3	V
Saturation to VEE	I(OUT) = 500mA		2.4	3.6	V

ELECTRICAL CHARACTERISTICS: Unless otherwise stated, these specifications apply for $T_A = -55^{\circ}\text{C}$ to 125°C for the UC1727, $T_A = -40^{\circ}\text{C}$ to 85°C for the UC2727, $T_A = 0^{\circ}\text{C}$ to 70°C for the UC3727, $R(\text{TRC}) = 54.9\text{k}$, $C(\text{TRC}) = 180\text{pF}$, $R(\text{FRC}) = 309\text{k}$, $C(\text{FRC}) = 200\text{pF}$, $V_{CC} - V_{EE} = 25\text{V}$, $\text{CLAMP} = 9\text{V}$, $T_A = T_J$, and all voltages are measured with respect to COM.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Output Driver (cont.)					
Turn on Clamp Voltage	$I(\text{OUT}) = -100\text{mA}$	7	9	11	V
Fault Clamp Voltage	$ I(\text{OUT}) = 100\text{mA}$	8	10	12.5	V
UVLO Saturation to VEE	$I(\text{OUT}) = 20\text{mA}$, V_{CC} no connection		2	3	V
Rise and Fall Times	$C_I = 1\text{n}$, $\text{CLAMP} = V_{CC}$, $R_{\text{OUT}} = 3\Omega$ (Note 1)		75	150	ns
Turn On Sequence Timer					
Clamped Driver Time	(Note 1)	0.4	1	1.7	μs
Blanking Time	(Note 1)	3	5	7	μs
Fault Manager					
Clamped Driver Time	(Note 1)	0.4	1	1.7	μs
Fault Lock Off Time	(Note 1)	15	25	35	μs
FRPLY Saturation	$I(\text{FRPLY}) = 10\text{mA}$		1.8	3	V
FRPLY Leakage	$\text{FRPLY} = V_{CC}$		0	10	μA
Desaturation Detection Comparator					
Input Offset Voltage ($ V_{\text{io}} $)	$V_{\text{CM}} = V_{EE}+2$, $V_{\text{CM}} = V_{CC}-2$		0	20	mV
Input Bias Current			-1.5	10	μA
Delay to Output	$C(\text{FRC}) = 0$ (Note 1)		150		ns
Undervoltage Lock Out					
V_{CC} Threshold		14	15.5	17	V
V_{CC} Hysteresis			0.35		V
V_{EE} Threshold		-4.5	-5.5	-6.5	V
V_{EE} Hysteresis		0.5	1	1.5	V
Thermal Shutdown					
Threshold	Not tested		175		$^{\circ}\text{C}$
Hysteresis	Not tested		45		$^{\circ}\text{C}$
Total Standby Current					
$I(V_{CC})$			24	30	mA

Note 1: Guaranteed by design, but not 100% tested in production.

APPLICATION INFORMATION

Figure 1 shows the rectification and detection scheme used in the UC1727 to derive both power and signal information from the input waveform. $V_{CC}-V_{EE}$ is generated by peak detecting the input signal via the internal bridge rectifier and storing it on external capacitors. COM is generated by an internal amplifier that maintains $PV_{CC}-\text{COM} = 16.5\text{V}$.

Signal detection is performed by the internal hysteresis comparator which senses the polarity of the input signal as shown in Figure 2. This is accomplished by setting (or resetting) the comparator only if the input signal exceeds $0.95|V_{CC}-V_{EE}|$. In some cases it may be necessary to add a damping resistor across the transformer secondary to minimize ringing and eliminate false triggering of the hysteresis comparator as shown in Figure 3.




Figure 1. Input Stage & Bipolar Supply

APPLICATION INFORMATION (cont.)




Figure 2. Input Waveform




Figure 4. Rising Edge Waveform




Figure 3. Output Pulsing Caused By Transformer Ringing




Figure 5. Transient Desaturation Response

GATE DRIVE WAVEFORM

The rising edge of OUT can be programmed for a two step sequence as shown in Figure 4. The plateau voltage is programmed by a resistive divider from Vcc to COM applied at CLAMP. CLAMP must be bypassed to COM. The plateau voltage is approximately $OUT = CLAMP$. The plateau time is set by a resistor from TRC to Vcc and a capacitor to COM as:

$$T_p = RC \ln \left(\frac{R-7.6k}{R-12.4k} \right).$$

TRC also programs a blanking time during which the chip ignores the desaturation comparator. The blanking time is:

$$T_b = T_p + 0.4RC.$$

In the event that desaturation is detected outside the blanking interval, OUT will be driven back to the CLAMP plateau for a fault time set by a resistor from FRC to Vcc and a capacitor to COM as:

$$T_f = RC \ln \left(\frac{R-7.6k}{R-12.4k} \right).$$

If the event is transient, OUT will return high at the end of Tf as shown in Figure 5. During Tf, FRPLY is open. After Tf, FRPLY is connected to COM.

Desaturation shown in Figure 6 that persists longer than Tf will cause OUT to be driven low. The chip will not accept a command to drive OUT high for a delay period of

$$T_d = 0.4RC$$

FRPLY will be open during this entire period.




Figure 6. Desaturation Response

ENABLE

ENBL provides an alternate means of controlling the output. If ENBL is used as the primary input, B must be connected to VCC and A to VEE. ENBL can be driven by the output of an optoisolator from ENBL to COM as shown in Figure 7. If ENBL is not used, it should be connected to COM.




Figure 7. Using ENBL as Primary Input

EXTERNAL BIPOLAR SUPPLIES

If it is desired to drive an emitter grounded IGBT from external supplies, the configuration in Figure 8 should be used. COM should never be connected to ground. VCC must be $\geq 12V$ and $VCC-V_{EE}$ must be $\geq 23.5V$.




Figure 8. Using External Supplies




Figure 9. Input to Output Delay