UC1861-1868 UC2861-2868 UC3861-3868

Resonant-Mode Power Supply Controllers

FEATURES

- Controls Zero Current Switched (ZCS) or Zero Voltage Switched (ZVS) Quasi-Resonant Converters
- Zero-Crossing Terminated One-Shot Timer
- Precision 1%, Soft-Started 5V Reference
- Programmable Restart Delay Following Fault
- Voltage-Controlled Oscillator (VCO) with Programmable Minimum and Maximum Frequencies from 10kHz to 1MHz
- Low Start-Up Current (150μA typ.)
- Dual 1 Amp Peak FET Drivers
- UVLO Option for Off-Line or DC/DC Applications

Device	UVLO	Outputs	'Fixed'
1861	16.5/10.5	Alternating	Off Time
1862	16.5/10.5	Parallel	Off Time
1863	8/7	Alternating	Off Time
1864	8/7	Parallel	Off Time
1865	16.5/10.5	Alternating	On Time
1866	16.5/10.5	Parallel	On Time
1867	8/7	Alternating	On Time
1868	8/7	Parallel	On Time

DESCRIPTION

The UC1861-1868 family of ICs is optimized for the control of Zero Current Switched and Zero Voltage Switched quasiresonant converters. Differences between members of this device family result from the various combinations of UVLO thresholds and output options. Additionally, the one-shot pulse steering logic is configured to program either on-time for ZCS systems (UC1865-1868), or off-time for ZVS applications (UC1861-1864).

The primary control blocks implemented include an error amplifier to compensate the overall system loop and to drive a voltage controlled oscillator (VCO), featuring programmable minimum and maximum frequencies. Triggered by the VCO, the one-shot generates pulses of a programmed maximum width, which can be modulated by the Zero Detection comparator. This circuit facilitates "true" zero current or voltage switching over various line, load, and temperature changes, and is also able to accommodate the resonant components' initial tolerances.

Under-Voltage Lockout is incorporated to facilitate safe starts upon power-up. The supply current during the under-voltage lockout period is typically less than 150 μA , and the outputs are actively forced to the low state. UVLO thresholds for the UC1861/62/65/66 are 16.5V (ON) and 10.5V (OFF), whereas the UC1863/64/67/68 thresholds are 8V (ON) and 7V (OFF). After Vcc exceeds the UVLO threshold, a 5V generator is enabled which provides bias for the internal circuits and up to 10mA for external usage.

(continued)

BLOCK DIAGRAM Fault 15 Fault and Logic Bias and 5 V 1 5V Gen Precision Soft-Ref 16 Reference NI 2 Sig Gnd INA 3 UVLO 13 Vcc E/A Out 4 Range 6 11 A Out One Steering FET vco Rmin 7 Shot Logic **Drivers** 14 B Out Cvco 8 Zero 10 12 Pwr Gnd RC 9 UDG-92018 Pin numbers refer to the J and N packages.

DESCRIPTION (cont.)

A Fault comparator serves to detect fault conditions and set a latch while forcing the output drivers low. The Soft-Ref pin serves three functions: providing soft start, restart delay, and the internal system reference.


Each device features dual 1 Amp peak totem pole output drivers for direct interface to power MOSFETS. The outputs are programmed to alternate in the UC1861/63/65/67 devices. The UC1862/64/66/68 outputs operate in unison all-lowing a 2 Amp peak current.

ABSOLUTE MAXIMUM RATINGS

Vcc22V
Output Current, Source or Sink (Pins 11 & 14) DC 0.5A
Pulse (0.5μs) 1.5A
Power Ground Voltage
Inputs (Pins 2, 3, 10, & 15)0.4 to 7V
Error Amp Output Current±2mA
Power Dissipation

Note 2: Consult Unitrode Integrated Circuits databook for information regarding thermal specifications and limitations of packages.

CONNNECTION DIAGRAMS



ELECTRICAL CHARACTERISTICS Unless otherwise stated, all specifications apply for −55°C≤TA≤125°C for the UC186x, −25°C≤TA≤85°C for the UC286x, and 0°C≤TA≤70°C for the UC386x, Vcc=12V, Cvco=1nF, Range=7.15k, RMIN=86.6k, C=200pF, R=4.02k, and Csr=0.1μF. TA=TJ.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
5V Generator		•			
Output Voltage	12V ≤ Vcc ≤ 20V, −10mA ≤ Io ≤ 0mA	4.8	5.0	5.2	V
Short Circuit Current	Vo = 0V	-150		-15	mA
Soft-Reference					
Restart Delay Current	V = 2V	10	20	35	μΑ
Soft Start Current	V = 2V	-650	-500	-350	μΑ
Reference Voltage	TJ = 25°C, IO = 0A	4.95	5.00	5.05	V
	$12V \le VCC \le 20V$, $-200\mu A \le Io \le 200\mu A$	4.85		5.15	V
Line Regulation	12V ≤ Vcc ≤ 20V		2	20	mV
Load Regulation	–200μA ≤ Io ≤ 200μA		10	30	mV
Error Amplifier (Note 3)					
Input Offset Voltage	Vcm = 5V, Vo = 2V, Io = 0A	-10		10	mV
Input Bias Current	Vcm = 0V	-2.0	-0.3		μΑ
Voltage Gain	$Vcm = 5V, 0.5V \le Vo \le 3.7V, Io = 0A$	70	100		dB
Power Supply Rejection Ratio	Vcm = 5V, Vo = 2V, 12V ≤ Vcc ≤ 20V	70	100		dB

ELECTRICAL CHARACTERISTICS Unless otherwise stated, all specifications apply for −55°C≤Ta≤125°C for the UC186x, −25°C≤Ta≤85°C for the UC286x, and 0°C≤Ta≤70°C for the UC386x, Vcc=12V, Cvco=1nF, Range=7.15k, RMIN=86.6k, C=200pF, R=4.02k, and Csr=0.1μF. Ta=TJ.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Error Amplifier (Note 3) (cont.)					
Common Mode Rejection Ratio	$0V \leq Vcm \leq 6V, Vo = 2V$	65	100		dB
Vout Low	$VID = -100 \text{mV}, IO = 200 \mu \text{A}$		0.17	0.25	V
Vouт High	$VID = 100 \text{mV}, IO = -200 \mu \text{A}$	3.9	4.2		V
Unity Gain Bandwidth	(Note 4)	0.5	0.8		MHz
Voltage Controlled Oscillator					
Maximum Frequency	VID (Error Amp) = 100mV, TJ = 25°C	450	500	550	kHz
	VID (Error Amp) = 100mV	425		575	kHz
Minimum Frequency	VID (Error Amp) = -100 mV, TJ = 25 °C	45	50	55	kHz
•	VID (Error Amp) = -100mV	42		58	kHz
One Shot					
Zero Comparator Vth		0.45	0.50	0.55	V
Propagation Delay	(Note 4)		120	200	ns
Maximum Pulse Width	VZERO = 1V	850	1000	1150	ns
Maximum to Minimum Pulse	VZERO = 0V UCx861 – UCx864	2.5	4	5.5	
Width Ratio	Vzero = 0V	4	5.5	7	
Output Stage					
Rise and Fall Time	CLOAD = 1nF (Note 4)		25	45	ns
Output Low Saturation	Io = 20mA		0.2	0.5	V
	Io = 200mA		0.5	2.2	V
Output High Saturation	IO = -200mA, down from Vcc		1.7	2.5	V
UVLO Low Saturation	Io = 20mA		0.8	1.5	V
Fault Comparator					
Fault Comparator Vth		2.85	3.00	3.15	V
Delay to Output	(Note 4) (Note 5)		100	200	ns
UVLO					
Vcc Turn-on Threshold	UCx861, UCx862, UCx865, UCx866	15	16.5	18	V
	UCx863, UCx864, UCx867, UCx868	7	8.0	9	V
Vcc Turn-off Threshold	UCx861, UCx862, UCx865, UCx866	9.5	10.5	11.5	V
	UCx863, UCx864, UCx867, UCx868	6	7.0	8	V
Icc Start	Vcc = Vcc(on) - 0.3V		150	300	μΑ
Icc Run	VID = 100mV		25	32	mA

Note 1: Currents are defined as positive into the pin.

UVLO & 5V GENERATOR (See Figure 1): When power is applied to the chip and Vcc is less than the upper UVLO threshold, lcc will be less than $300\mu A$, the 5V generator will be off, and the outputs will be actively held low.

When Vcc exceeds the upper UVLO threshold, the 5V generator turns on. Until the 5V pin exceeds 4.9V, the outputs will still remain low.

The 5V pin should be bypassed to signal ground with a $0.1\mu F$ capacitor. The capacitor should have low equivalent series resistance and inductance.

FAULT AND SOFT-REFERENCE (See Figure 1): The Soft-Ref pin serves three functions: system reference, restart delay, and soft-start. Designed to source or sink 200 μ A, this pin should be used as the input reference for the error amplifier circuit. This pin requires a bypass capacitor of at least 0.1 μ F. This yields a minimum soft-start time of 1ms.

Under-Voltage Lockout sets both the fault and restart delay latches. This holds the outputs low and discharges the Soft-Ref pin. After UVLO, the fault latch is reset by the low voltage on the Soft-Ref pin. The reset fault latch re-

Note 2: Pulse measurement techniques are used to insure that $T_J = T_A$.

Note 3: VID = V(NI) - V(INV).

Note 4: This parameter is not 100% tested in production but guaranteed by design.

Note 5: Vi = 0 to 4V $tr(Vi) \le 10$ ns tpd = t(Vo = 6V) - t(Vi = 3V)

sets the delay latch and Soft-Ref charges via the 0.5mA current source.


The fault pin is input to a high speed comparator with a threshold of 3V. In the event of a detected fault, the fault latch is set and the outputs are driven low. If Soft-Ref is above 4V, the delay latch is set. Restart delay is timed as Soft-Ref is discharged by $20\mu A$. When Soft-Ref is fully discharged, the fault latch is reset if the fault input signal is low. The Fault pin can be used as a system shutdown pin.


If a fault is detected during soft-start, the fault latch is set and the outputs are driven low. The delay latch will remain reset until Soft-Ref charges to 4V. This sets the delay latch, and restart delay is timed. Note that restart delay for a single fault event is longer than for recurring faults since Soft-Ref must be discharged from 5V instead of 4V.

The restart delay to soft-start time ratio is 24:1 for a fault occurring during normal operation and 19:1 for faults occurring during soft-start. Shorter ratios can be programmed down to a limit of approximately 3:1 by the addition of a $20k\Omega$ or larger resistor from Soft-Ref to ground.

A 100k Ω resistor from Soft-Ref to 5V will have the effect of permanent shut down after a fault since the internal 20 μ A current source can't pull Soft-Ref low. This feature can be used to require recycling Vcc after a fault. Care must be taken to insure Soft-Ref is indeed low at start up, or the fault latch will never be reset.

UVLO, 5V, Fault, and Soft-Ref





Minimum oscillator frequency is set by Rmin and Cvco. The minimum frequency is approximately given by the equation:

$$F_{MIN} \cong \frac{4.3}{R_{MIN} \cdot C_{VCO}}$$

Maximum oscillator frequency is set by Rmin, Range & Cvco. The maximum frequency is approximately given by the equation:

$$F_{\text{MAX}} \cong \frac{3.3}{(R_{\text{MIN}} / / Range) \bullet C_{\text{VCO}}}$$

The Error Amplifier directly controls the oscillator frequency. E/A output low corresponds to minimum


frequency and output high corresponds to maximum frequency. At the end of each oscillator cycle, the RC pin is discharged to one diode drop above ground. At the beginning of the oscillator cycle, V(RC) is less than Vth1 and so the output of the zero detect comparator is ignored. After V(RC) exceeds Vth1, the one shot pulse will be terminated as soon as the zero pin falls below 0.5V or V(RC) exceeds Vth2. The minimum one shot pulse width is approximately given by the equation:

$$Tpw(min) \cong 0.3 \bullet R \bullet C.$$


The maximum pulse width is approximately given by:

$$Tpw(max) \cong 1.2 \bullet R \bullet C.$$


Steering Logic




The steering logic is configured on the UC1861,63 to result in dual non-overlapping square waves at outputs A & B. This is suited to drive dual switch ZVS systems.




The steering logic is configured on the UC1862,64 to result in inverted pulse trains occurring identically at both output pins. This is suited to drive single switch ZVS systems. Both outputs are available to drive the same MOSFET gate. It is advisable to join the pins with 0.5 ohm resistors.



The steering logic is configured on the UC1865,67 to result in alternating pulse trains at outputs A & B. This is suited to drive dual switch ZCS systems.



The steering logic is configured on the UC1866,68 to result in non-inverted pulse trains occurring identically at both output pins. This is suited to drive single switch ZCS systems. Both outputs are available to drive the same MOSFET gate. It is advisable to join the pins with 0.5 ohm resistors.



UNITRODE CORPORATION 7 CONTINENTAL BLVD. • MERRIMACK, NH 03054 TEL. (603) 424-2410 • FAX (603) 424-3460