

# Phase Shift Resonant Controller

## FEATURES

- Zero to 100% Duty Cycle Control
- Programmable Output Turn-On Delay
- Compatible with Voltage or Current Mode Topologies
- Practical Operation at Switching Frequencies to 1MHz
- Four 2A Totem Pole Outputs
- 10MHz Error Amplifier
- Undervoltage Lockout
- Low Startup Current —150µA
- Outputs Active Low During UVLO
- Soft-Start Control
- Latched Over-Current Comparator With Full Cycle Restart
- Trimmed Reference

## DESCRIPTION


The UC1875 family of integrated circuits implements control of a bridge power stage by phase-shifting the switching of one half-bridge with respect to the other, allowing constant frequency pulse-width modulation in combination with resonant, zero-voltage switching for high efficiency performance at high frequencies. This family of circuits may be configured to provide control in either voltage or current mode operation, with a separate over-current shutdown for fast fault protection.

A programmable time delay is provided to insert a dead-time at the turn-on of each output stage. This delay, providing time to allow the resonant switching action, is independently controllable for each output pair (A-B, C-D).

With the oscillator capable of operation at frequencies in excess of 2MHz, overall switching frequencies to 1MHz are practical. In addition to the standard free running mode, with the CLOCKSINC pin, the user may configure these devices to accept an external clock synchronization signal, or may lock together up to 5 units with the operational frequency determined by the fastest device.

Protective features include an undervoltage lockout which maintains all outputs in an active-low state until the supply reaches a 10.75V threshold. 1.5V hysteresis is built in for reliable, boot-strapped chip supply. Over-current protection is provided, and will latch the outputs in the OFF state within 70nsec of a fault. The current-fault circuitry implements full-cycle restart operation.

## BLOCK DIAGRAM



## DESCRIPTION (cont.)

Additional features include an error amplifier with bandwidth in excess of 7MHz, a 5V reference, provisions for soft-starting, and flexible ramp generation and slope compensation circuitry.

These devices are available in 20-pin DIP, 28-pin "bat-wing" SOIC and 28 lead power PLCC plastic packages for operation over both 0°C to 70°C and -25°C to +85°C temperature

ranges; and in hermetically sealed cerdip, and surface mount packages for -55°C to +125°C operation.

Device	UVLO Turn-On	UVLO Turn-Off	Delay Set
UC1875	10.75	9.25V	Yes
UC1876	15.25V	9.25V	Yes
UC1877	10.75V	9.25V	No
UC1878	15.25V	9.25V	No

## ABSOLUTE MAXIMUM RATINGS

Supply Voltage (VC, VIN) .....20V

Output Current, Source or Sink

DC .....0.5A

Pulse (0.5µs) .....3A

Analog I/Os

(Pins 1, 2, 3, 4, 5, 6, 7, 15, 16, 17, 18, 19) .....-0.3 to 5.3V

Storage Temperature Range .....-65°C to +150°C


Junction Temperature .....-55°C to +150°C

Lead Temperature (Soldering, 10 sec.) ..... +300°C


*Note: Pin references are to 20 pin packages. All voltages are with respect to ground. Currents are positive into, negative out of, device terminals. Consult Unitorde Integrated Circuits databook for information regarding thermal specifications and limitations of packages.*

## CONNECTION DIAGRAMS


DIL-20 (Top View)  
 J or N Package



SOIC-28 (Top View)  
 DWP Package



PLCC-28 (Top View)  
 QP Package



**ELECTRICAL CHARACTERISTICS** Unless otherwise stated,  $-55^{\circ}\text{C} < T_A < 125^{\circ}\text{C}$  for the UC1875/6/7/8,  $-25^{\circ}\text{C} < T_A < 85^{\circ}\text{C}$  for the UC2875/6/7/8 and  $0^{\circ}\text{C} < T_A < 70^{\circ}\text{C}$  for the UC3875/6/7/8,  $V_C = V_{IN} = 12\text{V}$ ,  $R_{\text{FREQSET}} = 12\text{k}\Omega$ ,  $C_{\text{FREQSET}} = 330\text{pF}$ ,  $R_{\text{SLOPE}} = 12\text{k}\Omega$ ,  $C_{\text{CRAMP}} = 200\text{pF}$ ,  $C_{\text{DELAYSET A-B}} = C_{\text{DELAYSET C-D}} = 0.01\mu\text{F}$ ,  $I_{\text{DELAYSET A-B}} = I_{\text{DELAYSET C-D}} = -500\mu\text{A}$ ,  $T_A = T_J$ .

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
<b>Undervoltage Lockout</b>					
Start Threshold	UC1875/UC1877		10.75	11.75	V
	UC1876/UC1878		15.25		V
UVLO Hysteresis	UC1875/UC1877	0.5	1.25	2.0	V
	UC1876/UC1878		6.0		V
<b>Supply Current</b>					
$I_{\text{IN}}$ Startup	$V_{\text{IN}} = 8\text{V}$ , $V_C = 20\text{V}$ , $R_{\text{SLOPE}}$ open, $I_{\text{DELAY}} = 0$		150	600	$\mu\text{A}$
$I_C$ Startup	$V_{\text{IN}} = 8\text{V}$ , $V_C = 20\text{V}$ , $R_{\text{SLOPE}}$ open, $I_{\text{DELAY}} = 0$		10	100	$\mu\text{A}$
$I_{\text{IN}}$			30	40	mA
$I_C$			15	30	mA
<b>Voltage Reference</b>					
Output Voltage	$T_J = +25^{\circ}\text{C}$	4.92	5	5.08	V
Line Regulation	$11 < V_{\text{IN}} < 20\text{V}$		1	10	mV
Load Regulation	$I_{\text{VREF}} = -10\text{mA}$		5	20	mV
Total Variation	Line, Load, Temperature	4.9		5.1	V
Noise Voltage	10Hz to 10kHz		50		$\mu\text{V}_{\text{rms}}$
Long Term Stability	$T_J = 125^{\circ}\text{C}$ , 1000 hours		2.5		mV
Short Circuit Current	$V_{\text{REF}} = 0\text{V}$ , $T_J = 25^{\circ}\text{C}$		60		mA
<b>Error Amplifier</b>					
Offset Voltage			5	15	mV
Input Bias Current			0.6	3	$\mu\text{A}$
AVOL	$1\text{V} < V_{\text{E/AOUT}} < 4\text{V}$		60	90	dB
CMRR	$1.5\text{V} < V_{\text{CM}} < 5.5\text{V}$	75	95		dB
PSRR	$11\text{V} < V_{\text{IN}} < 20\text{V}$	85	100		dB
Output Sink Current	$V_{\text{E/AOUT}} = 1\text{V}$	1	2.5		mA
Output Source Current	$V_{\text{E/AOUT}} = 4\text{V}$		-1.3	-0.5	mA
Output Voltage High	$I_{\text{E/AOUT}} = -0.5\text{mA}$	4	4.7	5	V
Output Voltage Low	$I_{\text{E/AOUT}} = 1\text{mA}$	0	0.5	1	V
Unity Gain BW		7	11		MHz
Slew Rate		6	11		V/ $\mu\text{sec}$
<b>PWM Comparator</b>					
Ramp Offset Voltage	$T_J = 25^{\circ}\text{C}$ (Note 3)		1.3		V
Zero Phase Shift Voltage	(Note 4)	0.55	0.9		V
PWM Phase Shift (Note 1)	$V_{\text{E/AOUT}} > (\text{Ramp Peak} + \text{Ramp Offset})$	98	99.5	102	%
	$V_{\text{E/AOUT}} < \text{Zero Phase Shift Voltage}$	0	0.5	2	%
Output Skew (Note 1)	$V_{\text{E/AOUT}} < 1\text{V}$		5	$\pm 20$	nsec
Ramp to Output Delay	UC3875/6/7/8 (Note 6)		65	100	nsec
	UC1875/6/7/8, UC2875/6/7/8 (Note 6)		65	125	nsec
<b>Oscillator</b>					
Initial Accuracy	$T_J = 25^{\circ}\text{C}$	0.85	1	1.15	MHz
Voltage Stability	$11\text{V} < V_{\text{IN}} < 20\text{V}$		0.2	2	%
Total Variation	Line, Temperature	0.80		1.20	MHz
Sync Pin Threshold	$T_J = 25^{\circ}\text{C}$		3.8		V
Clock Out Peak	$T_J = 25^{\circ}\text{C}$		4.3		V
Clock Out Low	$T_J = 25^{\circ}\text{C}$		3.3		V
Clock Out Pulse Width	$R_{\text{CLOCKSYNC}} = 3.9\text{k}\Omega$		30	100	nsec
Maximum Frequency	$R_{\text{FREQSET}} = 5\text{k}\Omega$	2			MHz

**ELECTRICAL CHARACTERISTICS (cont.)** Unless otherwise stated,  $-55^{\circ}\text{C} < T_A < 125^{\circ}\text{C}$  for the UC1875/6/7/8,  $-25^{\circ}\text{C} < T_A < 85^{\circ}\text{C}$  for the UC2875/6/7/8 and  $0^{\circ}\text{C} < T_A < 70^{\circ}\text{C}$  for the UC3875/6/7/8,  $V_C = V_{IN} = 12\text{V}$ ,  $R_{FREQSET} = 12\text{k}\Omega$ ,  $C_{FREQSET} = 330\text{pF}$ ,

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
<b>Ramp Generator/Slope Compensation</b>					
Ramp Current, Minimum	$I_{SLOPE} = 10\mu\text{A}$ , $V_{FREQSET} = V_{REF}$		-11	-14	$\mu\text{A}$
Ramp Current, Maximum	$I_{SLOPE} = 1\text{mA}$ , $V_{FREQSET} = V_{REF}$	-0.8	-0.95		$\text{mA}$
Ramp Valley			0		$\text{V}$
Ramp Peak - Clamping Level	$R_{FREQSET} = 100\text{k}\Omega$		3.8	4.1	$\text{V}$
<b>Current Limit</b>					
Input Bias	$V_{CS+} = 3\text{V}$		2	5	$\mu\text{A}$
Threshold Voltage		2.4	2.5	2.6	$\text{V}$
Delay to Output	UC3875/6/7/8		85	125	$\text{nsec}$
	UC1875/6/7/8, UC2875/6/7/8		85	150	$\text{nsec}$
<b>Soft-Start/Reset Delay</b>					
Charge Current	$V_{SOFTSTART} = 0.5\text{V}$	-20	-9	-3	$\mu\text{A}$
Discharge Current	$V_{SOFTSTART} = 1\text{V}$	120	230		$\mu\text{A}$
Restart Threshold		4.3	4.7		$\text{V}$
Discharge Level			300		$\text{mV}$
<b>Output Drivers</b>					
Output Low Level	$I_{OUT} = 50\text{mA}$		0.2	0.4	$\text{V}$
	$I_{OUT} = 500\text{mA}$		1.2	2.6	$\text{V}$
Output High Level	$I_{OUT} = -50\text{mA}$		1.5	2.5	$\text{V}$
	$I_{OUT} = -500\text{mA}$		1.7	2.6	$\text{V}$
<b>Delay Set (UC1875 and UC1876 only)</b>					
Delay Set Voltage	$I_{DELAY} = -500\mu\text{A}$	2.3	2.4	2.6	$\text{V}$
Delay Time	$I_{DELAY} = -250\mu\text{A}$ (Note 5) (UC3875/6/7/8, UC2875/6/7/8)	150	250	400	$\text{nsec}$
	$I_{DELAY} = -250\mu\text{A}$ (Note 5) (UC1875/6/7/8)	150	250	600	$\text{nsec}$

Note 1: Phase shift percentage ( $0\% = 0^{\circ}$ ,  $100\% = 180^{\circ}$ ) is defined as  $\theta = \frac{200}{T} \Phi\%$ , where  $\theta$  is the phase shift, and  $\Phi$  and  $T$  are defined in Figure 1. At  $0\%$  phase shift,  $\Phi$  is the output skew.

Note 2: Delay time is defined as  $\text{delay} = T \left( \frac{1}{2} - (\text{duty cycle}) \right)$ , where  $T$  is defined in Figure 1.

Note 3: Ramp offset voltage has a temperature coefficient of about  $-4\text{mV}/^{\circ}\text{C}$ .

Note 4: Zero phase shift voltage has a temperature coefficient of about  $-2\text{mV}/^{\circ}\text{C}$ .

Note 5: Delay time can be programmed via resistors from the delay set pins to ground.

Delay time  $\cong 62.5 \times 10^{-12}$  sec. Where

$I_{DELAY} = \frac{\text{Delay set voltage}}{R_{DELAY}}$  The recommended range

for  $I_{DELAY}$  is  $25\mu\text{A} \leq I_{DELAY} \leq 1\text{mA}$

Note 6: Ramp delay to output time is defined in Figure 2.




Figure 1




Figure 2

## PIN FUNCTIONAL DESCRIPTIONS

**CLOCKSYNC (bi-directional clock and synchronization pin):** Used as an output, this pin provides a clock signal. As an input, this pin provides a synchronization point. In its simplest usage, multiple devices, each with their own local oscillator frequency, may be connected together by the CLOCKSYNC pin and will synchronize on the fastest oscillator. This pin may also be used to synchronize the device to an external clock, provided the external signal is of higher frequency than the local oscillator. A resistor load may be needed on this pin to minimize the clock pulse width.

**E/AOUT (error amplifier output):** This is the gain stage for overall feedback control. Error amplifier output voltage levels below 1 volt will force 0° phase shift. Since the error amplifier has a relatively low current drive capability, the output may be overridden by driving with a sufficiently low impedance source.

**CS+ (current sense):** The non-inverting input to the current-fault comparator whose reference is set internally to a fixed 2.5V (separate from VREF). When the voltage at this pin exceeds 2.5V the current-fault latch is set, the outputs are forced OFF and a SOFT-START cycle is initiated. If a constant voltage above 2.5V is applied to this pin the outputs are disabled from switching and held in a low state until the CS+ pin is brought below 2.5V. The outputs may begin switching at 0 degrees phase shift before the SOFT-START pin begins to rise -- this condition will not prematurely deliver power to the load.

**FREQSET (oscillator frequency set pin):** A resistor and a capacitor from FREQSET to GND will set the oscillator frequency.

**DELAYSET A-B, DELAYSET C-D (output delay control):** The user programmed current flowing from these pins to GND set the turn-on delay for the corresponding output pair. This delay is introduced between turn-off of one switch and turn-on of another in the same leg of the bridge to provide a dead time in which the resonant switching of the external power switches takes place. Separate delays are provided for the two half-bridges to accommodate differences in the resonant capacitor charging currents.

**EA- (error amplifier inverting input):** This is normally connected to the voltage divider resistors which sense the power supply output voltage level.

**EA+ (error amplifier non-inverting input):** This is normally connected to a reference voltage used for comparison with the sensed power supply output voltage level at the EA+ pin.

**GND (signal ground):** All voltages are measured with respect to GND. The timing capacitor, on the FREQSET pin, any bypass capacitor on the VREF pin, bypass capacitors on VIN and the ramp capacitor, on the RAMP pin, should be connected directly to the ground plane near the signal ground pin.

**OUTA-OUTD (outputs A-D):** The outputs are 2A totem-pole drivers optimized for both MOSFET gates and level-shifting transformers. The outputs operate as pairs with a nominal 50% duty-cycle. The A-B pair is intended to drive one half-bridge in the external power stage and is synchronized with the clock waveform. The C-D pair will drive the other half-bridge with switching phase shifted with respect to the A-B outputs.

**PWRGND (power ground):** VC should be bypassed with a ceramic capacitor from the VC pin to the section of the ground plane that is connected to PWRGND. Any required bulk reservoir capacitor should parallel this one. Power ground and signal ground may be joined at a single point to optimize noise rejection and minimize DC drops.

**RAMP (voltage ramp):** This pin is the input to the PWM comparator. Connect a capacitor from here to GND. A voltage ramp is developed at this pin with a slope:

$$\frac{dV}{dT} = \frac{\text{Sense Voltage}}{R_{\text{SLOPE}} \cdot C_{\text{RAMP}}}$$

Current mode control may be achieved with a minimum amount of external circuitry, in which case this pin provides slope compensation.

Because of the 1.3V offset between the ramp input and the PWM comparator, the error amplifier output voltage can not exceed the effective ramp peak voltage and duty cycle clamping is easily achievable with appropriate values of  $R_{\text{SLOPE}}$  and  $C_{\text{RAMP}}$ .

**SLOPE (set ramp slope/slope compensation):** A resistor from this pin to VCC will set the current used to generate the ramp. Connecting this resistor to the DC input line voltage will provide voltage feed-forward.

**SOFTSTART (soft start):** SOFTSTART will remain at GND as long as VIN is below the UVLO threshold. SOFTSTART will be pulled up to about 4.8V by an internal 9μA current source when VIN becomes valid (assuming a non-fault condition). In the event of a current-fault (CS+ voltage exceeding 2.5V), SOFTSTART will be pulled to GND and then ramp to 4.8V. If a fault occurs during the SOFTSTART cycle, the outputs will be immediately disabled and SOFTSTART must charge fully prior to resetting the fault latch.

For paralleled controllers, the SOFTSTART pins may be paralleled to a single capacitor, but the charge currents will be additive.

**VC (output switch supply voltage):** This pin supplies power to the output drivers and their associated bias circuitry. Connect VC to a stable source above 3V for normal operation, above 12V for best performance. This supply should be bypassed directly to the PWRGND pin with low ESR, low ESL capacitors.

**PIN FUNCTIONAL DESCRIPTION (cont.)**

**VIN (primary chip supply voltage):** This pin supplies power to the logic and analog circuitry on the integrated circuit that is not directly associated with driving the output stages. Connect VIN to a stable source above 12V for normal operation. To ensure proper chip functionality, these devices will be inactive until VIN exceeds the upper undervoltage lockout threshold. This pin should be bypassed directly to the GND pin with low ESR, low ESL capacitors. NOTE: When VIN exceeds the UVLO threshold the supply current (IIN) will jump from about 100µA to a current in ex-

cess of 20mA. If the UC1875 is not connected to a well bypassed supply, it may immediately enter UVLO again.


**VREF:** This pin is an accurate 5V voltage reference. This output is capable of delivering about 60mA to peripheral circuitry and is internally short circuit current limited. VREF is disabled while VIN is low enough to force the chip into UVLO. The circuit is also in UVLO until VREF reaches approximately 4.75V. For best results bypass VREF with a 0.1µF, low ESR, low ESL, capacitor to the GND pin.

**APPLICATIONS INFORMATION**

**UNDERVOLTAGE LOCKOUT SECTION**

When power is applied to the circuit and VIN is below the upper UVLO threshold, IIN will be below 600µA, the reference generator will be off, the fault latch is reset, the soft-start pin is discharged, and the outputs are actively held low.

When VIN exceeds the upper UVLO threshold, the reference generator turns on. All else remains in the shutdown mode until the output of the reference, VREF, exceeds 4.75V.




UDG-95076

**OSCILLATOR**


The high frequency oscillator may be either free-running or externally synchronized. For free-running operation,

the frequency is set via an external resistor and capacitor to ground from the FREQSET pin.


**Simplified Oscillator Schematic**



UDG-95077



UDG-95079




UDG-95078

## APPLICATIONS INFORMATION (cont.)


### SYNCHRONIZING THE OSCILLATOR

The CLOCKSINC pin of the oscillator may be used to synchronize multiple UC1875 devices simply by connecting the CLOCKSINC of each UC1875 to the others:



All ICs will sync to chip with the fastest local oscillator.  
 R1 & RN *may* be needed to keep sync pulse narrow due to capacitance on line.  
 R1 & RN *may* also be needed to properly terminate R<sub>SYNC</sub> line.

#### Syncing to external TTL/CMOS



ICs will sync to fastest chip or TTL clock if it is higher frequency.  
 R & RN *may* be needed for same reasons as above

Although each UC1875/6/7/8 has a local oscillator frequency, the group of devices will synchronize to the fastest oscillator driving the CLOCKSINC pin. This arrangement allows the synchronizing connection between ICs to be broken without any local loss of functionality.

Synchronizing the device to an external clock signal may be accomplished with a minimum of external circuitry, as

shown in the previous figure.


Capacitive loading on the CLOCKSINC pin will increase the clock pulse width, and may adversely effect system performance. Therefore, a resistor to ground from the CLOCKSINC pin is optional, but may be required to offset capacitive loading on this pin. These resistors are shown in the oscillator schematics as R1, RN.

## APPLICATIONS INFORMATION (cont.)

### DELAY BLOCKS AND OUTPUT STAGES

In each of the output stages, transistors Q3 through Q6 form a high-speed totem-pole driver which will source or sink more than one amp peak with a total delay of approximately 30 nanoseconds. To ensure a low output level prior to turn-on, transistors Q7 through Q9 form a

self-biased driver to hold Q6 on prior to the supply reaching its turn-on threshold. This circuit is operable when the chip supply is zero. Q6 is also turned on and held low with a signal from the fault logic portion of the chip.




UDG-95082

The delay providing the dead-time is accomplished with C1 which must discharge to  $V_{TH}$  before the output can go high. The time is defined by the current sources, I1, which is programmed by an external resistor,  $R_{TD}$ . The

voltage on the Delay Set pins is internally regulated to 2.5V and the range of dead time control is from 50 to 200 nanoseconds. NOTE: There is no way to disable the delay circuitry, and the delay time must be programmed.

### OUTPUT SWITCH ORIENTATION

The four outputs of the UC1875/6/7/8 interface to the full bridge converter switches as shown below:



UDG-95083

3 Winding Bifilar, AWG 30 Kynar Insulation



**APPLICATIONS INFORMATION (cont.)**

**FAULT/SOFT-START**


The fault control circuitry provides two forms of power shutdown:

- Complete turn-off of all four output power stages.
- Clamping the phase shift command to zero.


Complete turn-off is ordered for an over-current fault or a low supply voltage. When the SOFTSTART pin reaches its low threshold, switching is allowed to pro-

ceed while the phase-shift is advanced from zero to its nominal value with the time constant of the SOFT-START capacitor.

The fault logic insures that a continuous fault will institute a low frequency "hiccup" retry cycle by forcing the SOFT-START capacitor to charge through its full cycle between each restart attempt.



UDG-95084



UDG-95085

**APPLICATIONS INFORMATION (cont.)**


**SLOPE/RAMP PINS**

The ramp generator may be configured for the following control methods:

- Voltage Mode
- Voltage Feedforward
- Current Mode
- Current Mode with Slope Compensation

The figure below shows a voltage-mode configuration. With  $R_{SLOPE}$  tied to a stable voltage source, the waveform on CRAMP will be a constant-slope ramp, providing conventional voltage-mode control. If  $R_{SLOPE}$  is connected to the power supply input voltage, a variable-slope ramp will provide voltage feedforward.

**Voltage Mode Operation**



1. Simple voltage mode operation achieved by placing  $R_{SLOPE}$  between VIN and SLOPE.
2. Voltage Feedforward achieved by placing  $R_{SLOPE}$  between supply voltage and SLOPE pin of UC1875.

RAMP

$$\frac{dV}{dT} \approx \frac{V_{R_{SLOPE}}}{R_{SLOPE} \cdot C_{RAMP}}$$

For current-mode control the ramp generator may be disabled by grounding the slope pin and using the ramp pin as a direct current sense input to the PWM comparator.