

1.0 SCOPE

This specification documents the detail requirements for space qualified product manufactured on Analog Devices, Inc.'s QML certified line per MIL-PRF-38535 Level V except as modified herein. The manufacturing flow described in the STANDARD SPACE LEVEL PRODUCTS PROGRAM brochure is to be considered a part of this specification. This brochure can be found at:

<http://www.analog.com/aerospace>

This data sheet specifically details the space grade version of this product. A more detailed operational description and a complete data sheet for commercial product grades can be found at www.analog.com/AD1671

2.0 Part Number. The complete part number(s) of this specification follow:

<u>Part Number</u>	<u>Description</u>
AD1671-703D	12-Bit A/D Converter
AD1671-703F	12-Bit A/D Converter
AD1671-713D	12-Bit A/D Converter with radiation test
AD1671-713F	12-Bit A/D Converter with radiation test

2.1 Case Outline.

<u>Letter</u>	<u>Descriptive designator</u>	<u>Case Outline (Lead Finish per MIL-PRF-38535)</u>
D	CDIP2-T28	28-Lead sidebrazed DIP (.6")
F	CDFP3-F28	28-Lead bottom-brazed flatpack




Figure 1 - Terminal connections.

ASD0010777

Rev. H

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective companies.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106,
U.S.A.

Tel: 781.329.4700

www.analog.com

Fax: 781.326.8703 © 2008 Analog Devices, Inc. All rights reserved.

3.0 Absolute Maximum Ratings. ($T_A = 25^\circ\text{C}$, unless otherwise noted)

V_{CC} to ACOM.....	-0.5V to +6.5V
V_{EE} to ACOM.....	-6.5V to +0.5V
V_{LOGIC} to DCOM.....	-0.5V to +6.5V
ACOM to DCOM.....	-1.0V to +1.0V
V_{CC} to V_{LOGIC}	-6.5V to +6.5V
ENCODE to DCOM.....	-0.5V to $V_{LOGIC} + 0.5V$
REF IN, BPO/UPO to ACOM	-0.5V to $V_{CC} + 0.5V$
AIN to ACOM.....	-11V to +11V
Power Dissipation	1000mW
Operating Temperature Range.....	-55°C to $+125^\circ\text{C}$
Storage Temperature Range.....	-65°C to $+150^\circ\text{C}$
Lead Temperature (Soldering, 60 sec.)	$+300^\circ\text{C}$
Junction Temperature (T_J).....	$+150^\circ\text{C}$

3.1 Thermal Characteristics:

Thermal Resistance, SBDIP (D) Package

Junction-to-Case (Θ_{JC}) = 28°C/W Max

Junction-to-Ambient (Θ_{JA}) = 60°C/W Max

Thermal Resistance, Bottom brazed (F) Package

Junction-to-Case (Θ_{JC}) = 22°C/W Max

Junction-to-Ambient (Θ_{JA}) = 60°C/W Max




Figure 2. Functional block diagram

4.0 Electrical Table:

TABLE I

Parameter See notes at end of table	Symbol	Conditions Note 1/	Sub-group	Limit Min	Limit Max	Units
Resolution	RES		1, 2, 3		12	Bits
Integral nonLinearity	INL	All codes histogram	1		2.5	LSB
			2, 3		3	
Differential nonLinearity	DNL	All codes histogram	1, 2, 3		11	Bits
Unipolar offset error	V _{OSE}	2.5V, 5V span	1		9	±LSB
Unipolar offset drift	TC _{VOS}	2.5V, 5V span T _A = -55°C, +125°C	8		20	±ppm/° C
Gain Error	A _E	Unipolar & bipolar	1		0.37	%FSR
Gain drift	TC _A	Unipolar & Bipolar T _A = -55°C, +125°C	8		40	±ppm/° C
Bipolar zero error	B _{POE}	2.5V, 5V span	1		10	±LSB
Bipolar zero drift	TC _{BPO}	2.5V, 5V span T _A = -55°C, +125°C	8		30	±ppm/° C
Analog input ranges	V _{IN}	Unipolar Mode	Rin=10MΩ 3/	1,2,3	2.5	V
			Rin=10KΩ 3/	1,2,3	5	
		Bipolar Mode	Rin=10MΩ 3/	1,2,3	2.5	
			Rin=10KΩ 3/	1,2,3	5	
Reference voltage	V _{RO}	Unipolar & Bipolar 2/	1	2.475	2.525	V
Reference drift	TC _{VRO}	Unipolar & Bipolar 2/ T _A = -55°C, +125°C	8		30	±ppm/° C
Reference Current	I _{REF}	Unipolar Mode 2/	1		2.5	mA
		Bipolar Mode 2/	1		1	
Power dissipation	P _D	V _S = ±5.25V, V _{LOGIC} = +5.5V	1,2,3		750	mW
Power Supply Current	I _{CC}	Tested under static conditions	1,2,3		75	mA
	I _{EE}				-75	
	I _{LOGIC}				5	
PSRR	V _{CC}	Full-Scale Change measured	1,2,3		4	±LSB
	V _{EE}					
	V _{LOGIC}					
Input Logic voltages	V _{IH}	Encode Input	1,2,3	2.0		V
	V _{IL}				0.8	
Input Logic Current	I _{IH}		1,2,3	-10	10	µA
	I _{IL}					
Output Logic Voltage	V _{OH}	I _{OH} = 500µA	1,2,3	2.4		V
	V _{OL}	I _{OL} = 1.6mA			0.4	
Output Logic Current	I _{OH}		1,2,3		500	µA
	I _{OL}			-1.6		
Signal to noise plus distortion	SINAD	f _{IN} = 100KHz, f _S = 1MHz, -0.5 dB input	9,10,11	68		dB
Effective number of bits	ENOB		1	11		Bits
Total harmonic distortion	THD		9,10,11		-73	dB
Peak spurious of peak harmonic component	PS		9,10,11		-75	
Intermodulation distortion	Σ2 nd		9,10,11		-75	
	Σ3 rd	3 rd order products				
Conversion time	T _{CONV}	See figure 3	9,10,11		800	ns
Sample Rate		2/	9,10,11		1.25	MSPS

TABLE I (continued)


Parameter See notes at end of table	Symbol	Conditions Note 1/	Sub- group	Limit Min	Limit Max	Units
Encode width high (short encode)	t_{ENC}	See figure 3 2/	9,10,11	20	50	ns
Encode width Low (long encode)	t_{ENCL}	See figure 3 2/	9,10,11	20		
DAV pulse width	t_{DAV}	See figure 3	9,10,11	150	300	
Encode falling edge delay	t_F	See figure 3 2/	9	0		
Start new conversion delay	t_R	See figure 3 2/	9	0		
Data and QTR delay from DAV falling edge	t_{DD}	See figure 3 2/	9	20		
Data and OTR delay from DAV rising edge	t_{SS}	See figure 3 2/	9	20		

TABLE I NOTES:

1/ $V_{CC} = +5V$, $V_{EE} = -5V$, $V_{LOGIC} = +5V$, unless otherwise specified.


2/ This parameter is guaranteed, but not necessarily tested.

3/ R_{IN} values are typical values only.



Encode Pulse High

Figure 3. Timing Diagrams



Encode Pulse Low

Figure 3. Timing diagram.

4.1 Electrical Test Requirements:

Table II	
Test Requirements	Subgroups (in accordance with MIL-PRF-38535, Table III)
Interim Electrical Parameters	1
Final Electrical Parameters	1, 2, 3, 8, 9, 10, 11 <u>1/</u> <u>2/</u>
Group A Test Requirements	1, 2, 3, 9, 10, 11
Group C end-point electrical parameters	1 <u>2/</u>
Group D end-point electrical parameters	1
Group E end-point electrical parameters	1

1/ PDA applies to Subgroup 1 only. Deltas excluded from PDA.

2/ See table III for delta parameters.

4.2 Table III. Lifetest / Burn-in delta limits.

Table III				
TEST TITLE	BURN-IN ENDPOINT	LIFETEST ENDPOINT	DELTA	UNITS
I _{CC}	75	75	± 7.5	mA max
V _{OH}	2.4	2.4	± 0.24	V min
V _{OL}	0.4	0.4	± 0.1	V max

5.0 Life Test/Burn-In Circuit:

5.1 HTRB is not applicable for this drawing.

5.2 Burn-in is per MIL-STD-883 Method 1015, test condition B.

5.3 Steady state life test is per MIL-STD-883 Method 1005, test condition B.

Rev	Description of Change	Date
A	Initiate	Feb. 29, 2000
B	Add flatpack. Add radiation part number. Exclude Delta's from PDA. Delete reference to unused subgroups in table II. Update Table III.	Aug. 21, 2001
C	Update web address.	Feb. 14, 2002
D	Change Table I AC parameters from subgroups 1, 2, 3 to subgroups 9, 10, 11. (SINAD, THD, PS, Σ 2 nd and Σ 3 rd)	Jan. 9, 2003
E	Delete burn-in circuit	Aug. 5, 2003
F	Change TC _{VOS} , TC _A , TC _{BPO} , TC _{VRO} from subgroups 2, 3 to subgroup 8. Add subgroup 8 to Table II.	Jun. 14, 2004
G	Update header/footer and add to 1.0 Scope description.	Feb. 12, 2008
H	Add Junction Temperature (T _J).....+150°C	April 4, 2008

