

# Quad Parametric Measurement Unit with Integrated 16-Bit Level Setting DACs

AD5522

#### **FEATURES**

Quad parametric measurement unit (PMU)

FV, FI, FN (high-Z), MV, MI functions

4 programmable current ranges (internal RSENSE)

±5 μA, ±20 μA, ±200 μA, and ±2 mA

1 programmable current range up to ±80 mA (external R<sub>SENSE</sub>)

22.5 V FV range with asymmetrical operation

Integrated 16-bit DACs provide programmable levels

Gain and offset correction on chip

Low capacitance outputs suited to relayless systems

On-chip comparators per channel

FI voltage clamps and FV current clamps

**Guard drive amplifier** 

**System PMU connections** 

Programmable temperature shutdown

**SPI- and LVDS-compatible interfaces** 

Compact 80-lead TQFP with exposed pad (top or bottom)

#### **APPLICATIONS**

**Automated test equipment (ATE)** 

Per-pin parametric measurement unit

Continuity and leakage testing


**Device power supply** 

Instrumentation

Source measure unit (SMU)

**Precision measurement** 

#### **FUNCTIONAL BLOCK DIAGRAM**



# **TABLE OF CONTENTS**

Features	Reference Selection	35
Applications1	Calibration	36
Functional Block Diagram 1	System Level Calibration	37
Revision History	Circuit Operation	38
General Description	Force Voltage (FV) Mode	38
Specifications6	Force Current (FI) Mode	39
Timing Characteristics	Serial Interface	40
Absolute Maximum Ratings	SPI Interface	40
Thermal Resistance	LVDS Interface	40
ESD Caution	Serial Interface Write Mode	40
Pin Configurations and Function Descriptions16	RESET Function	40
Typical Performance Characteristics	BUSY and LOAD Functions	40
Terminology	Register Update Rates	41
Theory of Operation	Register Selection	41
Force Amplifier	Write System Control Register	43
Comparators29	Write PMU Register	45
Clamps	Write DAC Register	47
Current Range Selection	Read Registers	50
High Current Ranges	Readback of System Control Register	51
Measure Current Gains	Readback of PMU Register	52
VMID Voltage31	Readback of Comparator Status Register	53
Choosing Power Supply Rails	Readback of Alarm Status Register	53
Measure Output (MEASOUTx Pins)	Readback of DAC Register	54
Device Under Test Ground (DUTGND)32	Applications Information	55
Guard Amplifier	Power-On Default	55
Compensation Capacitors	Setting Up the Device on Power-On	55
System Force and Sense Switches	Changing Modes	56
Temperature Sensor	Required External Components	56
DAC Levels	Power Supply Decoupling	57
Offset DAC34	Power Supply Sequencing	57
Gain and Offset Registers34	Typical Application for the AD5522	57
Cached X2 Registers	Outline Dimensions	59
Reference Voltage (VREF)	Ordering Guide	60

# **REVISION HISTORY**

10/08—Rev. 0 to Rev. A	
Changes to Table 1	6
Change to 4 DAC X1 Parameter, Table 2	1
Changes to Table 3	12
Change to Reflow Soldering Parameter, Table 4	1
Changes to Figure 18, Figure 19, Figure 20, and Figure 21	2
Changes to Figure 25	2
Changes to Force Amplifier Section	29
Changes to Clamps Section	29
Changes to High Current Ranges Section	

Changes to Choosing Power Supply Rails Section	32
Changes to Compensation Capacitors Section	33
Added Table 14, Renumbered Tables Sequentially	36
Changes to Reference Selection Example	36
Changes to Table 15 and BUSY and LOAD Functions	
Section	40
Changes to Table 17 and Register Update Rates Section	41
Added Table 38	57
Changes to Ordering Guide	60
č č	

7/08—Revision 0: Initial Version

# **GENERAL DESCRIPTION**

The AD5522 is a high performance, highly integrated parametric measurement unit consisting of four independent channels. Each per-pin parametric measurement unit (PPMU) channel includes five 16-bit, voltage output DACs that set the programmable input levels for the force voltage inputs, clamp inputs, and comparator inputs (high and low). Five programmable force and measure current ranges are available, ranging from  $\pm 5~\mu A$  to  $\pm 80~m A$ . Four of these ranges use on-chip sense resistors; one high current range up to  $\pm 80~m A$  is available per channel using off-chip sense resistors. Currents in excess of  $\pm 80~m A$  require an external amplifier. Low capacitance DUT connections (FOH and EXTFOH) ensure that the device is suited to relayless test systems.

The PMU functions are controlled via a simple 3-wire serial interface compatible with SPI, QSPI™, MICROWIRE™, and DSP interface standards. Interface clocks of 50 MHz allow fast updating of modes. The low voltage differential signaling (LVDS) interface protocol at 83 MHz is also supported. Comparator outputs are provided per channel for device go-no-go testing and characterization. Control registers allow the user to easily change force or measure conditions, DAC levels, and selected current ranges. The SDO (serial data output) pin allows the user to read back information for diagnostic purposes.




Figure 2. Detailed Block Diagram

# **SPECIFICATIONS**

 $AVDD \ge 10 \text{ V}; \ AVSS \le -5 \text{ V}; \ |AVDD - AVSS| \ge 20 \text{ V} \ and \le 33 \text{ V}; \ DVCC = 2.3 \text{ V} \ to 5.25 \text{ V}; \ VREF = 5 \text{ V}; \ REFGND = DUTGND = AGND = 0 \text{ V}; \ gain (M), \ offset (C), \ and DAC offset registers at default values; \ T_I = 25^{\circ}C \ to 90^{\circ}C, \ unless otherwise noted. (FV = force voltage, FI = force current, MV = measure voltage, MI = measure current, FS = full-scale range, FSVR = full-scale voltage range, FSCR = full-scale current range.)$ 

Table 1.

Parameter	Min	Typ <sup>1</sup>	Max	Unit	Test Conditions/Comments
FORCE VOLTAGE					
FOHx Output Voltage Range <sup>2</sup>	AVSS + 4		AVDD – 4	V	All current ranges from FOHx at full-scale current; includes ±1 V dropped across sense resistor
EXTFOHx Output Voltage Range <sup>2</sup>	AVSS + 3		AVDD – 3	V	External high current range at full-scale current; does not include ±1 V dropped across sense resistor
Output Voltage Span		22.5		V	
Offset Error	-50		+50	mV	Measured at midscale code; prior to calibration
Offset Error Tempco <sup>2</sup>		-10		μV/°C	Standard deviation = 20 μV/°C
Gain Error	-0.5		+0.5	% FSR	Prior to calibration
Gain Error Tempco <sup>2</sup>		0.5		ppm/°C	Standard deviation = 0.5 ppm/°C
Linearity Error	-0.01		+0.01	% FSR	FSR = full-scale range (±10 V), gain and offset errors calibrated out
Short-Circuit Current Limit <sup>2</sup>	-150		+150	mA	±80 mA range
	-10		+10	mA	All other ranges
Noise Spectral Density (NSD) <sup>2</sup>		320		nV/√Hz	1 kHz, at FOHx in FV mode
MEASURE CURRENT					Measure current = $(I_{DUT} \times R_{SENSE} \times gain)$ ; amplifier gain = 5 or 10, unless otherwise noted
Differential Input Voltage Range²	-1.125		+1.125	V	Voltage across R <sub>SENSE</sub> ; gain = 5 or 10
Output Voltage Span		22.5		V	Measure current block with VREF = 5 V, MEASOUT scaling happens after
Offset Error	-0.5		+0.5	% FSCR	$V(R_{SENSE}) = \pm 1 \text{ V, measured with zero current flowing}$
Offset Error Tempco <sup>2</sup>		1		μV/°C	Referred to MI input; standard deviation = $4 \mu V/^{\circ}C$
Gain Error	-1		+1	% FSCR	Using internal current ranges
	-0.5		+0.5	% FSCR	Measure current amplifier alone
Gain Error Tempco <sup>2</sup>		-2		ppm/°C	Standard deviation = 2 ppm/°C
Linearity Error	-0.015		+0.015	% FSCR	Gain and offset errors calibrated out; MEASOUTx gain = 1; MI gain = 10
	-0.01		+0.01	% FSCR	Gain and offset errors calibrated out; MEASOUTx gain = 1; MI gain = 5
Common-Mode Voltage Range <sup>2</sup>	AVSS + 4		AVDD – 4	V	
Common-Mode Error	-0.005		+0.005	% FSVR/V	% of full-scale change at measure output per V change in DUT voltage
Sense Resistors					Sense resistors are trimmed to within 1%
		200		kΩ	±5 μA range
		50		kΩ	±20 μA range
		5		kΩ	±200 μA range
		0.5		kΩ	±2 mA range
Measure Current Ranges <sup>2</sup>					Specified current ranges are achieved with VREF = $5 \text{ V}$ and MI gain = $10$ , or with VREF = $2.5 \text{ V}$ and MI gain = $5$
		±5		μΑ	Set using internal sense resistor
		±20		μΑ	Set using internal sense resistor
		±200		μΑ	Set using internal sense resistor
		±2		mA	Set using internal sense resistor
			±80	mA	Set using external sense resistor; internal amplifier can drive up to ±80 mA
Noise Spectral Density (NSD) <sup>2</sup>		400		nV/√Hz	1 kHz, MI amplifier only, inputs grounded

Parameter	Min	Typ <sup>1</sup>	Max	Unit	Test Conditions/Comments
FORCE CURRENT					
Voltage Compliance, FOHx <sup>2</sup>	AVSS + 4		AVDD – 4	٧	
Voltage Compliance, EXTFOHx <sup>2</sup>	AVSS + 3		AVDD – 3	V	
Offset Error	-0.5		+0.5	% FSCR	Measured at midscale code, 0 V, prior to calibration
Offset Error Tempco <sup>2</sup>		5		ppm	Standard deviation = 5 ppm/°C
				FS/°C	
Gain Error	-1.5		+1.5	% FSCR	Prior to calibration
Gain Error Tempco <sup>2</sup>		-6		ppm/°C	Standard deviation = 5 ppm/°C
Linearity Error	-0.02		+0.02	% FSCR	
Force Current Ranges					Specified current ranges achieved with VREF = 5 V and
					MI gain = 10, or with VREF = $2.5 \text{ V}$ and MI gain = $5 \text{ V}$
		±5		μΑ	Set using internal sense resistor, 200 $k\Omega$
		±20		μΑ	Set using internal sense resistor, 50 $k\Omega$
		±200		μΑ	Set using internal sense resistor, 5 $k\Omega$
		±2		mA	Set using internal sense resistor, 500 $\Omega$
			±80	mA	Set using external sense resistor; internal amplifier
					can drive up to ±80 mA
MEASURE VOLTAGE					
Measure Voltage Range <sup>2</sup>	AVSS + 4		AVDD – 4	V	
Offset Error	-10		+10	mV	Gain = 1, measured at 0 V
	-25		+25	mV	Gain = 0.2, measured at 0 V
Offset Error Tempco <sup>2</sup>		-1		μV/°C	Standard deviation = 6 μV/°C
Gain Error	-0.25		+0.25	% FSR	MEASOUTx gain = 1
	-0.5		+0.5	% FSR	MEASOUTx gain = 0.2
Gain Error Tempco <sup>2</sup>		1		ppm/°C	Standard deviation = 4 ppm/°C
Linearity Error	-0.01		+0.01	% FSR	Gain = 1
Noise Spectral Density (NSD) <sup>2</sup>		100		nV/√Hz	1 kHz; measure voltage amplifier only, inputs
					grounded
OFFSET DAC					
Span Error		±30		mV	
COMPARATOR					
Comparator Span		22.5		V	
Offset Error	-2	+1	+2	mV	Measured directly at comparator; does not include
					measure block errors
Offset Error Tempco <sup>2</sup>		1		μV/°C	Standard deviation = $2 \mu V/^{\circ}C$
Propagation Delay <sup>2</sup>		0.25		μs	
VOLTAGE CLAMPS					
Clamp Span		22.5		V	
Positive Clamp Accuracy			155	mV	
Negative Clamp Accuracy	-155			mV	
CLL to CLH <sup>2</sup>	500			mV	CLL < CLH and minimum voltage apart
Recovery Time <sup>2</sup>		0.5	1.5	μs	
Activation Time <sup>2</sup>		1.5	3	μs	
CURRENT CLAMPS					
Clamp Accuracy	Programmed		Programmed	% FSCR	MI gain = 10, clamp current scales with selected
	clamp value		clamp value + 10		range
	Programmed		Programmed	% FSCR	MI gain = 5, clamp current scales with selected range
61.1.	clamp value		clamp value + 20		
CLL to CLH <sup>2</sup>	5			% of	CLL < CLH and minimum setting apart, MI gain = 10
	10			I <sub>RANGE</sub>	CLL cCLH and minimum cetting apart MI sais.
	10			% of I <sub>RANGE</sub>	CLL < CLH and minimum setting apart, MI gain = 5
Recovery Time <sup>2</sup>		0.5	1.5	μs	
Activation Time <sup>2</sup>		1.5	3	μς	
ACTIVATION TIME		۱.٦	,	μο	<u> </u>

Parameter	Min	Typ <sup>1</sup>	Max	Unit	Test Conditions/Comments
FOHx, EXTFOHx, EXTMEASILx, EXTMEASIHx, CFFx PINS					
Pin Capacitance <sup>2</sup>		10		pF	
Leakage Current	-3		+3	nA	Individual pin on or off switch leakage, measured with ±11 V stress applied to pin, channel enabled, but tristate
Leakage Current Tempco <sup>2</sup>		±0.01		nA/°C	usuc
MEASVHx PIN					
Pin Capacitance <sup>2</sup>		3		pF	
Leakage Current	-3		+3	nA	Measured with ±11V stress applied to pin, channel enabled, but tristate
Leakage Current Tempco <sup>2</sup>		±0.01		nA/°C	
SYS_SENSE PIN					SYS_SENSE connected, force amplifier inhibited
Pin Capacitance <sup>2</sup>		3		pF	·
Switch Impedance		1	1.3	kΩ	
Leakage Current	-3		+3	nA	Measured with ±11 V stress applied to pin, switch off
Leakage Current Tempco <sup>2</sup>		±0.01		nA/°C	
SYS_FORCE PIN					SYS_FORCE connected, force amplifier inhibited
Pin Capacitance <sup>2</sup>		6		pF	<u>-</u>
Switch Impedance		60	80	Ω	
Leakage Current	-3	00	+3	nA	Measured with ±11 V stress applied to pin, switch off
Leakage Current Tempco <sup>2</sup>		±0.01	13	nA/°C	Medsared With ±11 V stress applied to pin, switch on
COMBINED LEAKAGE AT DUT				,	Includes FOHx, MEASVHx, SYS_SENSE, SYS_FORCE, EXTMEASILx, EXTMEASIHx, EXTFOHx, and CFFx; calculation of all the individual leakage contributors
Leakage Current	-15		+15	nA	$T_J = 25^{\circ}\text{C to } 70^{\circ}\text{C}$
	-25		+25	nA	$T_J = 25^{\circ}\text{C to } 90^{\circ}\text{C}$
Leakage Current Tempco <sup>2</sup>		±0.1		nA/°C	
DUTGND PIN					
Voltage Range	-500		+500	mV	
Leakage Current	-30		+30	nA	
MEASOUTx PIN					With respect to AGND
Output Voltage Span		22.5		V	Software programmable output range
Output Impedance		60	80	Ω	
Output Leakage Current	-3		+3	nA	With SW12 off
Output Capacitance <sup>2</sup>			15	pF	
Maximum Load Capacitance <sup>2</sup>			0.5	μF	
Output Current Drive <sup>2</sup>		2		mA	
Short-Circuit Current	-10		+10	mA	
Slew Rate <sup>2</sup>		2		V/µs	
Enable Time <sup>2</sup>		150	320	ns	Closing SW12, measured from BUSY rising edge
Disable Time <sup>2</sup>		400	1100	ns	Opening SW12, measured from BUSY rising edge
			1100		Measured from BUSY rising edge; does not include
MI to MV Switching Time <sup>2</sup>		200		ns	slewing or settling
GUARDx PIN					
Output Voltage Span		22.5		V	
Output Offset	-10		+10	mV	
Short-Circuit Current	-15		+15	mA	
Maximum Load Capacitance <sup>2</sup>			100	nF	
Output Impedance		85		Ω	
Tristate Leakage Current <sup>2</sup>	-30		+30	nA	When guard amplifier is disabled
Slew Rate <sup>2</sup>		5		V/µs	$C_{LOAD} = 10 \text{ pF}$
Alarm Activation Time <sup>2</sup>		200		μs	Alarm delayed to eliminate false alarms

Parameter	Min T	yp¹	Max	Unit	Test Conditions/Comments
FORCE AMPLIFIER <sup>2</sup>					
Slew Rate	0.	.4		V/µs	CCOMPx = 100 pF, CFFx = 220 pF, C <sub>LOAD</sub> = 200 pF
Gain Bandwidth	1.	.3		MHz	CCOMPx = 100 pF, CFFx = 220 pF, C <sub>LOAD</sub> = 200 pF
Max Stable Load Capacitance			10,000	рF	CCOMPx = 100 pF, larger C <sub>LOAD</sub> requires larger CCOMP
			100	nF	$CCOMPx = 1 \text{ nF, larger } C_{LOAD} \text{ requires larger } CCOMP$
FV SETTLING TIME TO 0.05% OF FS <sup>2</sup>					Midscale to full-scale change; measured from SYNC
					rising edge, clamps on
±80 mA Range	2	2	40	μs	CCOMPx = 100 pF, CFFx = 220 pF, C <sub>LOAD</sub> = 200 pF
±2 mA Range	24	4	40	μs	CCOMPx = 100 pF, CFFx = 220 pF, C <sub>LOAD</sub> = 200 pF
±200 μA Range	4	0	80	μs	CCOMPx = 100 pF, CFFx = 220 pF, C <sub>LOAD</sub> = 200 pF
±20 μA Range	3	00		μs	CCOMPx = 100 pF, CFFx = 220 pF, C <sub>LOAD</sub> = 200 pF
±5 μA Range	1-	400		μs	CCOMPx = 100 pF, CFFx = 220 pF, C <sub>LOAD</sub> = 200 pF
MI SETTLING TIME TO 0.05% OF FS <sup>2</sup>					Midscale to full-scale change; driven from force
					amplifier in FV mode, so includes FV settling time; measured from SYNC rising edge, clamps on
±80 mA Range	2:	2	40	μs	CCOMPx = 100 pF, CFFx = 220 pF, C <sub>LOAD</sub> = 200 pF
±2 mA Range	24	4	40	μs	CCOMPx = 100 pF, CFFx = 220 pF, C <sub>LOAD</sub> = 200 pF
±200 μA Range	6	0	100	μs	CCOMPx = 100 pF, CFFx = 220 pF, C <sub>LOAD</sub> = 200 pF
±20 µA Range	4	62		μs	CCOMPx = 100 pF, CFFx = 220 pF, C <sub>LOAD</sub> = 200 pF
±5 μA Range	15	902		μs	CCOMPx = 100 pF, CFFx = 220 pF, C <sub>LOAD</sub> = 200 pF
FI SETTLING TIME TO 0.05% OF FS <sup>2</sup>					Midscale to full-scale change; measured from SYNC
					rising edge, clamps on
±80 mA Range	2.	4	55	μs	CCOMPx = 100 pF, C <sub>LOAD</sub> = 200 pF
±2 mA Range	2.	4	60	μs	CCOMPx = 100 pF, C <sub>LOAD</sub> = 200 pF
±200 μA Range		0	120	μs	$CCOMPx = 100 pF, C_{LOAD} = 200 pF$
±20 μA Range		50		μs	CCOMPx = 100 pF, C <sub>LOAD</sub> = 200 pF
±5 μA Range		700		μs	CCOMPx = 100 pF, C <sub>LOAD</sub> = 200 pF
MV SETTLING TIME TO 0.05% OF FS <sup>2</sup>				1	Midscale to full-scale change; driven from force
					amplifier in FV <u>mode</u> , so includes FV settling time; measured from <u>SYNC</u> rising edge, clamps on
±80 mA Range	24	4	55	μs	CCOMPx = 100 pF, C <sub>LOAD</sub> = 200 pF
±2 mA Range	2		60	μs	CCOMPx = 100 pF, C <sub>LOAD</sub> = 200 pF
±200 μA Range		0	120	μs	CCOMPx = 100 pF, C <sub>LOAD</sub> = 200 pF
±20 μA Range		50	0	μs	CCOMPx = 100 pF, C <sub>LOAD</sub> = 200 pF
±5 μA Range		700		μs	CCOMPx = 100 pF, C <sub>LOAD</sub> = 200 pF
DAC SPECIFICATIONS	_			Pio	Commit Too pri y clond 200 pr
Resolution			16	Bits	
Output Voltage Span <sup>2</sup>	2:	2.5	. •	V	VREF = 5 V, within a range of $-16.25$ V to $+22.5$ V
Differential Nonlinearity <sup>2</sup>	-1	5	+1	LSB	Guaranteed monotonic by design over temperature
COMPARATOR DAC DYNAMIC SPECIFICATIONS <sup>2</sup>					casiantees monetoness, assignment temperature
Output Voltage Settling Time	1			μs	500 mV change to ±1/2 LSB
Slew Rate	5.			V/µs	500 mm change to =/1 255
Digital-to-Analog Glitch Energy	2			nV-s	
Glitch Impulse Peak Amplitude	10			mV	
REFERENCE INPUT	-				
VREF DC Input Impedance	1 10	00		ΜΩ	
VREF Input Current		0.03	+10	μΑ	
VREF Range <sup>2</sup>	2		5	V	
DIE TEMPERATURE SENSOR	=		=	<u> </u>	
Accuracy <sup>2</sup>	±	7		°C	
Output Voltage at 25°C		.5		V	
Output Voltage at 25 C  Output Scale Factor <sup>2</sup>	4.			mV/°C	
Output Voltage Range <sup>2</sup>	0	.5	3	V	
output voltage harige			<i>J</i>	_ v	1

Parameter	Min	Typ <sup>1</sup>	Max	Unit	Test Conditions/Comments
INTERACTION AND CROSSTALK <sup>2</sup>					
DC Crosstalk (FOHx)		0.05	0.65	mV	DC change resulting from a dc change in any DAC in the device, FV and FI modes, $\pm 2$ mA range, C <sub>LOAD</sub> = 200 pF, R <sub>LOAD</sub> = 5.6 k $\Omega$
DC Crosstalk (MEASOUTx)		0.05	0.65	mV	DC change resulting from a dc change in any DAC in the device, MV and MI modes, $\pm 2$ mA range, $C_{LOAD} = 200$ pF, $R_{LOAD} = 5.6$ k $\Omega$
DC Crosstalk Within a Channel		0.05		mV	All channels in FVMI mode, one channel at midscale; measure the current for one channel in the lowest current range for a change in comparator or clamp DAC levels for that PMU
SPI INTERFACE LOGIC INPUTS					
Input High Voltage, V <sub>H</sub>	1.7/2.0			V	(2.3 V to 2.7 V)/(2.7 V to 5.25 V), JEDEC-compliant input levels
Input Low Voltage, V <sub>IL</sub>			0.7/0.8	V	(2.3 V to 2.7 V)/(2.7 V to 5.25 V), JEDEC-compliant input levels
Input Current, I <sub>INH</sub> , I <sub>INL</sub>	-1		+1	μΑ	
Input Capacitance, C <sub>IN</sub> <sup>2</sup>			10	pF	
CMOS LOGIC OUTPUTS					SDO, CPOx
Output High Voltage, V <sub>OH</sub>	DVCC - 0.4			V	
Output Low Voltage, Vol			0.4	V	$I_{OL} = 500  \mu A.$
Tristate Leakage Current	-2		+2	μΑ	SDO, CPOH1/SDO
J	-1		+1	μA	All other output pins
Output Capacitance <sup>2</sup>			10	pF	7 iii danei datpat piiib
OPEN-DRAIN LOGIC OUTPUTS				ρ.	BUSY, TMPALM, CGALM
Output Low Voltage, Vol			0.4	V	$I_{OL} = 500 \mu\text{A}$ , $C_{LOAD} = 50 \text{pF}$ , $R_{PULLUP} = 1 \text{k}\Omega$
Output Capacitance <sup>2</sup>			10	_	IOL - 300 μA, CLOAD - 30 pr, hpullup - 1 kg2
LVDS INTERFACE LOGIC INPUTS			10	pF	
REDUCED RANGE LINK <sup>2</sup>					
Input Voltage Range	875		1575	mV	
Input Differential Threshold	-100		+100	mV	
External Termination Resistance	80	100	120	Ω	
Differential Input Voltage	100			mV	
LVDS INTERFACE LOGIC OUTPUTS REDUCED RANGE LINK					
Output Offset Voltage		1200		mV	
Output Differential Voltage		400		mV	
POWER SUPPLIES					
AVDD	10		28	V	AVDD – AVSS  ≤ 33 V
AVSS	-23		-5	V	
DVCC	2.3		5.25	V	
$AI_{DD}$			26	mA	Internal ranges (±5 µA to ±2 mA), excluding load conditions; comparators and guard disabled
Alss	-26			mA	Internal ranges (±5 µA to ±2 mA), excluding load conditions; comparators and guard disabled
$AI_DD$			28	mA	Internal ranges (±5 µA to ±2 mA), excluding load conditions; comparators and guard enabled
Alss	-28			mA	Internal ranges (±5 µA to ±2 mA), excluding load conditions; comparators and guard enabled
$Al_DD$			36	mA	External range, excluding load conditions
Alss	-36		= =	mA	External range, excluding load conditions
Dlcc			1.5	mA	
Maximum Power Dissipation <sup>2</sup>			7	W	Maximum power that should be dissipated in this package under worst-case load conditions; careful consideration should be given to supply selection and thermal design

Parameter	Min Typ <sup>1</sup>	Max	Unit	Test Conditions/Comments
Power Supply Sensitivity <sup>2</sup>				From dc to 1 kHz
ΔForced Voltage/ΔAVDD	-80		dB	
ΔForced Voltage/ΔAVSS	-80		dB	
ΔMeasured Current/ΔAVDD	-85		dB	
ΔMeasured Current/ΔAVSS	-75		dB	
ΔForced Current/ΔAVDD	-75		dB	
ΔForced Current/ΔAVSS	-75		dB	
$\Delta$ Measured Voltage/ $\Delta$ AVDD	-85		dB	
$\Delta$ Measured Voltage/ $\Delta$ AVSS	-80		dB	
ΔForced Voltage/ΔDVCC	-90		dB	
ΔMeasured Current/ΔDVCC	-90		dB	
ΔForced Current/ΔDVCC	-90		dB	
$\Delta$ Measured Voltage/ $\Delta$ DVCC	-90		dB	

#### **TIMING CHARACTERISTICS**

 $AVDD \geq 10 \text{ V, } AVSS \leq -5 \text{ V, } |AVDD - AVSS| \geq 20 \text{ V and} \leq 33 \text{ V, } DVCC = 2.3 \text{ V to } 5.25 \text{ V, } VREF = 5 \text{ V, } T_J = 25^{\circ}\text{C to } 90^{\circ}\text{C, } unless \leq -5 \text{ V, } T_J = 25^{\circ}\text{C to } 90^{\circ}\text{C, } unless \leq -5 \text{ V, } T_J = 25^{\circ}\text{C to } 90^{\circ}\text{C, } unless \leq -5 \text{ V, } T_J = 25^{\circ}\text{C to } 90^{\circ}\text{C, } unless \leq -5 \text{ V, } T_J = 25^{\circ}\text{C to } 90^{\circ}\text{C, } unless \leq -5 \text{ V, } T_J = 25^{\circ}\text{C to } 90^{\circ}\text{C, } unless \leq -5 \text{ V, } T_J = 25^{\circ}\text{C to } 90^{\circ}\text{C, } unless \leq -5 \text{ V, } T_J = 25^{\circ}\text{C to } 90^{\circ}\text{C, } unless \leq -5 \text{ V, } T_J = 25^{\circ}\text{C to } 90^{\circ}\text{C, } unless \leq -5 \text{ V, } T_J = 25^{\circ}\text{C to } 90^{\circ}\text{C, } unless \leq -5 \text{ V, } T_J = 25^{\circ}\text{C to } 90^{\circ}\text{C, } unless \leq -5 \text{ V, } T_J = 25^{\circ}\text{C to } 90^{\circ}\text{C, } unless \leq -5 \text{ V, } T_J = 25^{\circ}\text{C to } 90^{\circ}\text{C, } unless \leq -5 \text{ V, } T_J = 25^{\circ}\text{C to } 90^{\circ}\text{C, } unless \leq -5 \text{ V, } T_J = 25^{\circ}\text{C to } 90^{\circ}\text{C, } unless \leq -5 \text{ V, } T_J = 25^{\circ}\text{C to } 90^{\circ}\text{C, } unless \leq -5 \text{ V, } T_J = 25^{\circ}\text{C to } 90^{\circ}\text{C, } unless \leq -5 \text{ V, } T_J = 25^{\circ}\text{C to } 90^{\circ}\text{C, } unless \leq -5 \text{ V, } T_J = 25^{\circ}\text{C to } 90^{\circ}\text{C, } unless \leq -5 \text{ V, } T_J = 25^{\circ}\text{C to } 90^{\circ}\text{C, } unless \leq -5 \text{ V, } T_J = 25^{\circ}\text{C to } 90^{\circ}\text{C, } unless \leq -5 \text{ V, } T_J = 25^{\circ}\text{C to } 90^{\circ}\text{C, } unless \leq -5 \text{ V, } T_J = 25^{\circ}\text{C to } 90^{\circ}\text{C, } unless \leq -5 \text{ V, } T_J = 25^{\circ}\text{C to } 90^{\circ}\text{C, } unless \leq -5 \text{ V, } T_J = 25^{\circ}\text{C to } 90^{\circ}\text{C, } unless \leq -5 \text{ V, } T_J = 25^{\circ}\text{C to } 90^{\circ}\text{C, } unless \leq -5 \text{ V, } T_J = 25^{\circ}\text{C to } 90^{\circ}\text{C, } unless \leq -5 \text{ V, } T_J = 25^{\circ}\text{C to } 90^{\circ}\text{C, } unless \leq -5 \text{ V, } T_J = 25^{\circ}\text{C to } 90^{\circ}\text{C, } unless \leq -5 \text{ V, } T_J = 25^{\circ}\text{C to } 90^{\circ}\text{C, } unless \leq -5 \text{ V, } T_J = 25^{\circ}\text{C to } 90^{\circ}\text{C, } unless \leq -5 \text{ V, } T_J = 25^{\circ}\text{C to } 90^{\circ}\text{C, } unless \leq -5 \text{ V, } T_J = 25^{\circ}\text{C to } 90^{\circ}\text{C, } unless \leq -5 \text{ V, } T_J = 25^{\circ}\text{C to } 90^{\circ}\text{C, } unless \leq -5 \text{ V, } T_J = 25^{\circ}\text{C to } 90^{\circ}\text{C, } unless \leq -5 \text{ V, } T_J = 25^{\circ}\text{C to } 90^{$ otherwise noted.

**Table 2. SPI Interface** 

	DV	CC, Limit at T <sub>MIN</sub> , T <sub>MAX</sub>			
Parameter 1, 2, 3	2.3 V to 2.7 V	2.7 V to 3.6 V	4.5 V to 5.25 V	Unit	Description
twrit e <sup>4</sup>	1030	735	735	ns min	Single channel update cycle time (X1 register write)
	950	655	655	ns min	Single channel update cycle time (any other register
					write)
$t_1$	30	20	20	ns min	SCLK cycle time
$t_2$	8	8	8	ns min	SCLK high time
t <sub>3</sub>	8	8	8	ns min	SCLK low time
$t_4$	10	10	10	ns min	SYNC falling edge to SCLK falling edge setup time
$t_5^4$	150	150	150	ns min	Minimum SYNC high time in write mode after X1
					register write (one channel)
	70	70	70	ns min	Minimum SYNC high time in write mode after any
					other register write
t <sub>6</sub>	10	5	5	ns min	29th SCLK falling edge to SYNC rising edge
t <sub>7</sub>	5	5	5	ns min	Data setup time
t <sub>8</sub>	9	7	4.5	ns min	Data hold time
t <sub>9</sub>	120	75	55	ns max	SYNC rising edge to BUSY falling edge
t <sub>10</sub>					BUSY pulse width low; see Table 17
1 DAC X1	1.5	1.5	1.5	μs max	
2 DAC X1	2.1	2.1	2.1	μs max	
3 DAC X1	2.7	2.7	2.7	μs max	
4 DAC X1	3.3	3.3	3.3	μs max	
Other Registers	270	270	270	ns max	System control register/PMU registers
t <sub>11</sub>	20	20	20	ns min	29th SCLK falling edge to LOAD falling edge
t <sub>12</sub>	20	20	20	ns min	LOAD pulse width low
t <sub>13</sub>	150	150	150	ns min	BUSY rising edge to FOHx output response time
t <sub>14</sub>	0	0	0	ns min	BUSY rising edge to LOAD falling edge
t <sub>15</sub>	100	100	100	ns max	LOAD rising edge to FOHx output response time

<sup>&</sup>lt;sup>1</sup> Typical specifications are at 25°C and nominal supply, ±15.25 V, unless otherwise noted. <sup>2</sup> Guaranteed by design and characterization; not production tested. Tempco values are mean and standard deviation, unless otherwise noted.

	DVCC, Limit at T <sub>MIN</sub> , T <sub>MAX</sub>				
Parameter 1, 2, 3	2.3 V to 2.7 V	2.7 V to 3.6 V	4.5 V to 5.25 V	Unit	Description
t <sub>16</sub>	1.8	1.2	0.9	ns min	RESET pulse width low
t <sub>17</sub>	670	700	750	μs max	RESET time indicated by BUSY low
t <sub>18</sub>	400	400	400	ns min	Minimum SYNC high time in readback mode
t <sub>19</sub> <sup>5, 6</sup>	60	45	25	ns max	SCLK rising edge to SDO valid; DVCC = 5 V to 5.25 V

<sup>&</sup>lt;sup>1</sup> Guaranteed by design and characterization; not production tested.

**Table 3. LVDS Interface** 

	DVCC,	Limit at T <sub>MIN</sub> , T <sub>MAX</sub>		Description	
Parameter <sup>1, 2, 3</sup>	2.7 V to 3.6 V	4.5 V to 5.25 V	Unit		
t <sub>1</sub>	20	12	ns min	SCLK cycle time	
$t_2$	8	5	ns min	SCLK pulse width high and low time	
t <sub>3</sub>	3	3	ns min	SYNC to SCLK setup time	
t <sub>4</sub>	3	3	ns min	Data setup time	
<b>t</b> <sub>5</sub>	5	3	ns min	Data hold time	
t <sub>6</sub>	3	3	ns min	SCLK to SYNC hold time	
$t_7^4$	45	25	ns min	SCLK rising edge to SDO valid	
t <sub>8</sub>	150	150	ns min	Minimum SYNC high time in write mode after X1	
				register write	
	70	70	ns min	Minimum SYNC high time in write mode after any	
				other register write	
	400	400	ns min	Minimum SYNC high time in readback mode	

 $<sup>^{\</sup>rm 1}$  Guaranteed by design and characterization; not production tested.

<sup>&</sup>lt;sup>2</sup> All input signals are specified with  $t_R = t_F = 2$  ns (10% to 90% of DVCC) and timed from a voltage level of 1.2 V.

<sup>&</sup>lt;sup>3</sup> See Figure 5 and Figure 6.

<sup>&</sup>lt;sup>4</sup> Writes to more than one X1 register, engages the calibration engine for longer times, shown by the BUSY low time, t<sub>10</sub>. Subsequent writes to one or more X1 registers should either be timed or should wait until BUSY returns high (see Figure 53). This is required to ensure data is not lost or overwritten.

<sup>&</sup>lt;sup>5</sup> t<sub>19</sub> is measured with the load circuit shown in Figure 4.

<sup>&</sup>lt;sup>6</sup> SDO output slows with lower DVCC supply and may require use of a slower SCLK.

 $<sup>^2</sup>$  All input signals are specified with  $t_R = t_F = 2 \ ns$  (10% to 90% of DVCC) and timed from a voltage level of 1.2 V.

<sup>&</sup>lt;sup>3</sup> See Figure 7.

<sup>&</sup>lt;sup>4</sup> SDO output slows with lower DVCC supply and may require use of slower SCLK.

#### **Circuit and Timing Diagrams**




Figure 3. Load Circuit for CGALM, TMPALM




Figure 4. Load Circuit for SDO, BUSY Timing Diagram




Figure 5. SPI Write Timing (Write Word Contains 29 Bits)




Figure 6. SPI Read Timing (Readback Word Contains 24 Bits and Can Be Clocked Out with a Minimum of 24 Clock Edges)




Figure 7. LVDS Read and Write Timing (Readback Word Contains 24 Bits and Can Be Clocked Out with a Minimum of 24 Clock Edges)

# **ABSOLUTE MAXIMUM RATINGS**

Table 4.

	Ι
Parameter	Rating
Supply Voltage, AVDD to AVSS	34 V
AVDD to AGND	−0.3 V to +34 V
AVSS to AGND	+0.3 V to -34 V
VREF to AGND	−0.3 V to +7 V
DUTGND to AGND	AVDD + 0.3 V to AVSS – 0.3 V
REFGND to AGND	AVDD + 0.3 V to AVSS – 0.3 V
DVCC to DGND	−0.3 V to +7 V
AGND to DGND	−0.3 V to +0.3 V
Digital Inputs to DGND	−0.3 V to DVCC + 0.3 V
Analog Inputs to AGND	AVSS – 0.3 V to AVDD + 0.3 V
Storage Temperature Range	−65°C to +125°C
Operating Junction Temperature	25°C to 90°C
Range (J Version)	
Reflow Soldering	JEDEC Standard (J-STD-020)
Junction Temperature	150°C max

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### THERMAL RESISTANCE

Thermal resistance values are specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

Table 5. Thermal Resistance<sup>1</sup> (JEDEC 4-Layer (1S2P) Board)

	Airflow			
Package Type	(LFPM)	θ <sub>JA</sub>	θις	Unit
TQFP Exposed Pad Down			4.8	°C/W
No Heat Sink <sup>2</sup>	0	22.3		°C/W
	200	17.2		°C/W
	500	15.1		°C/W
With Cooling Plate at 45°C3	N/A	5.4	4.8	°C/W
TQFP Exposed Pad Up			2	°C/W
No Heat Sink <sup>2</sup>	0	42.4		°C/W
	200	37.2		°C/W
	500	35.7		°C/W
With Cooling Plate at 45°C <sup>3</sup>	N/A <sup>4</sup>	3.0	2	°C/W

<sup>&</sup>lt;sup>1</sup> The information in this section is based on simulated thermal information.

#### **ESD CAUTION**



# **ESD (electrostatic discharge) sensitive device.**Charged devices and circuit boards can discharge without detection. Although this product features


patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

<sup>&</sup>lt;sup>2</sup> These values apply to the package with no heat sink attached. The actual thermal performance of the package depends on the attached heat sink and environmental conditions.

<sup>&</sup>lt;sup>3</sup> Natural convection at 55°C ambient. Assumes perfect thermal contact between the cooling plate and the exposed paddle.

<sup>&</sup>lt;sup>3</sup> N/A means not applicable.

# PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS



NOTES:

1. FOR PROPER CONNECTION OF THE EXPOSED PAD, REFER TO THE PIN CONFIGURATION AND FUNCTION DESCRIPTIONS SECTION OF THIS DATA SHEET.


Figure 8. Pin Configuration, Exposed Pad on Bottom

**Table 6. Pin Function Descriptions** 

Pin No.	Mnemonic	Description	
	Exposed pad	The exposed pad is internally electrically connected to AVSS. For enhanced thermal, electrical, and board level performance, the exposed paddle on the bottom of the package should be soldered to a corresponding thermal land paddle on the PCB.	
1, 20, 41, 60, 74	AVDD	Positive Analog Supply Voltage.	
2	CFF0	External Capacitor for Channel 0. This pin optimizes the stability and settling time performance of the force amplifier when in force voltage mode. See the Compensation Capacitors section.	
3	CCOMP0	Compensation Capacitor Input for Channel 0. See the Compensation Capacitors section.	
4	EXTMEASIH0	Sense Input (High Sense) for High Current Range (Channel 0).	
5	EXTMEASIL0	Sense Input (Low Sense) for High Current Range (Channel 0).	
6	FOH0	Force Output for Internal Current Ranges (Channel 0).	
7	GUARD0	Guard Output Drive for Channel 0.	
8	GUARDINO/ DUTGND0	Guard Amplifier Input for Channel 0/DUTGND Input for Channel 0. This dual function pin is configured via the serial interface. The default function at power-on is GUARDINO. If this pin is configured as a DUTGND input for the channel, the input to the guard amplifier is internally connected to MEASVHO. For more information, see the Device Under Test Ground (DUTGND) section and the Guard Amplifier section.	
9	MEASVH0	DUT Voltage Sense Input (High Sense) for Channel 0.	
10, 11, 50, 51, 69	AGND	Analog Ground. These pins are the reference points for the analog supplies and the measure circuitry.	
12	MEASVH2	DUT Voltage Sense Input (High Sense) for Channel 2.	

Pin No.	Mnemonic	Description	
13	GUARDIN2/ DUTGND2	Guard Amplifier Input for Channel 2/DUTGND Input for Channel 2. This dual function pin is configured via the serial interface. The default function at power-on is GUARDIN2. If this pin is configured as a DUTGND input for the channel, the input to the guard amplifier is internally connected to MEASVH2. For more information, see the Device Under Test Ground (DUTGND) section and the Guard Amplifier section.	
14	GUARD2	Guard Output Drive for Channel 2.	
15	FOH2	Force Output for Internal Current Ranges (Channel 2).	
16	EXTMEASIL2	ense Input (Low Sense) for High Current Range (Channel 2).	
17	EXTMEASIH2	ense Input (High Sense) for High Current Range (Channel 2).	
18	CCOMP2	Compensation Capacitor Input for Channel 2. See the Compensation Capacitors section.	
19	CFF2	External Capacitor for Channel 2. This pin optimizes the stability and settling time performance of the force amplifier when in force voltage mode. See the Compensation Capacitors section.	
21	EXTFOH2	Force Output for High Current Range (Channel 2). Use an external resistor at this pin for current ranges up to ±80 mA. For more information, see the Current Range Selection section.	
22, 39, 62, 67, 79	AVSS	Negative Analog Supply Voltage.	
23	BUSY	Digital Input/Open-Drain Output. This pin indicates the status of the interface. See the BUSY and LOAD Functions section for more information.	
24	SCLK	Serial Clock Input, Active Falling Edge. Data is clocked into the shift register on the falling edge of SCLK. This pin operates at clock speeds up to 50 MHz.	
25	CPOL0/SCLK	Comparator Output Low (Channel 0) for SPI Interface/Differential Serial Clock Input (Complement) for LVDS Interface.	
26	CPOH0/SDI	Comparator Output High (Channel 0) for SPI Interface/Differential Serial Data Input (Complement) for LVDS Interface.	
27	SDI	Serial Data Input for SPI or LVDS Interface.	
28	SYNC	Active Low Frame Synchronization Input for SPI or LVDS Interface.	
29	CPOL1/SYNC	Comparator Output Low (Channel 1) for SPI Interface/Differential SYNC Input for LVDS Interface.	
30	DGND	Digital Ground Reference Point.	
31	CPOH1/SDO	Comparator Output High (Channel 1) for SPI Interface/Differential Serial Data Output (Complement) for LVDS Interface.	
32	SDO	Serial Data Output for SPI or LVDS Interface. This pin can be used for data readback and diagnostic purposes.	
33	LOAD	Logic Input (Active Low). This pin synchronizes updates within one device or across a group of devices. If synchronization is not required, LOAD can be tied low; in this case, DAC channels and PMU modes are updated immediately after BUSY goes high. See the BUSY and LOAD Functions section for more information.	
34	DVCC	Digital Supply Voltage.	
35	CPOL2/CPO0	Comparator Output Low (Channel 2) for SPI Interface/Comparator Output Window (Channel 0) for LVDS Interface.	
36	CPOH2/CPO1	Comparator Output High (Channel 2) for SPI Interface/Comparator Output Window (Channel 1) for LVDS Interface.	
37	CPOL3/CPO2	Comparator Output Low (Channel 3) for SPI Interface/Comparator Output Window (Channel 2) for LVDS Interface.	
38	CPOH3/CPO3	Comparator Output High (Channel 3) for SPI Interface/Comparator Output Window (Channel 3) for LVDS Interface.	
40	EXTFOH3	Force Output for High Current Range (Channel 3). Use an external resistor at this pin for current ranges up to ±80 mA. For more information, see the Current Range Selection section.	
42	CFF3	External Capacitor for Channel 3. This pin optimizes the stability and settling time performance of the force amplifier when in force voltage mode. See the Compensation Capacitors section.	
43	CCOMP3	Compensation Capacitor Input for Channel 3. See the Compensation Capacitors section.	
44	EXTMEASIH3	Sense Input (High Sense) for High Current Range (Channel 3).	
45	EXTMEASIL3	Sense Input (Low Sense) for High Current Range (Channel 3).	
46	FOH3	Force Output for Internal Current Ranges (Channel 3).	
47	GUARD3	Guard Output Drive for Channel 3.	
48	GUARDIN3/ DUTGND3	Guard Amplifier Input for Channel 3/DUTGND Input for Channel 3. This dual function pin is configured via the serial interface. The default function at power-on is GUARDIN3. If this pin is configured as a DUTGND input for the channel, the input to the guard amplifier is internally connected to MEASVH3. For more information, see the Device Under Test Ground (DUTGND) section and the Guard Amplifier section.	

Pin No.	Mnemonic	Description
49	MEASVH3	DUT Voltage Sense Input (High Sense) for Channel 3.
52	MEASVH1	DUT Voltage Sense Input (High Sense) for Channel 1.
53	GUARDIN1/ DUTGND1	Guard Amplifier Input for Channel 1/DUTGND Input for Channel 1. This dual function pin is configured via the serial interface. The default function at power-on is GUARDIN1. If this pin is configured as a DUTGND input for the channel, the input to the guard amplifier is internally connected to MEASVH1. For more information, see the Device Under Test Ground (DUTGND) section and the Guard Amplifier section.
54	GUARD1	Guard Output Drive for Channel 1.
55	FOH1	Force Output for Internal Current Ranges (Channel 1).
56	EXTMEASIL1	Sense Input (Low Sense) for High Current Range (Channel 1).
57	EXTMEASIH1	Sense Input (High Sense) for High Current Range (Channel 1).
58	CCOMP1	Compensation Capacitor Input for Channel 1. See the Compensation Capacitors section.
59	CFF1	External Capacitor for Channel 1. This pin optimizes the stability and settling time performance of the force amplifier when in force voltage mode. See the Compensation Capacitors section.
61	EXTFOH1	Force Output for High Current Range (Channel 1). Use an external resistor at this pin for current ranges up to ±80 mA. For more information, see the Current Range Selection section.
63	MEASOUT3	Multiplexed DUT Voltage, Current Sense Output, Temperature Sensor Voltage for Channel 3. This pin is referenced to AGND.
64	MEASOUT2	Multiplexed DUT Voltage, Current Sense Output, Temperature Sensor Voltage for Channel 2. This pin is referenced to AGND.
65	MEASOUT1	Multiplexed DUT Voltage, Current Sense Output, Temperature Sensor Voltage for Channel 1. This pin is referenced to AGND.
66	MEASOUT0	Multiplexed DUT Voltage, Current Sense Output, Temperature Sensor Voltage for Channel 0. This pin is referenced to AGND.
68	SYS_FORCE	External Force Signal Input. This pin enables the connection of the system PMU.
70	SYS_SENSE	External Sense Signal Output. This pin enables the connection of the system PMU.
71	REFGND	Accurate Analog Reference Input Ground.
72	VREF	Reference Input for DAC Channels (5 V for specified performance).
73	DUTGND	DUT Voltage Sense Input (Low Sense). By default, this input is shared among all four PMU channels. If a DUTGND input is required for each channel, the user can configure the GUARDINx/DUTGNDx pins as DUTGND inputs for each PMU channel.
75	SPI/LVDS	Interface Select Pin. Logic low selects SPI-compatible interface mode; logic high selects LVDS interface mode. This pin has a pull-down current source ( $\sim$ 350 $\mu$ A). In LVDS interface mode, the CPOHx and CPOLx pins default to differential interface pins.
76	CGALM	Open-Drain Output for Guard and Clamp Alarms. This open-drain pin provides shared alarm information about the guard amplifier and clamp circuitry. By default, this output pin is disabled. The system control register allows the user to enable this function and to set the open-drain output as a latched output. The user can also choose to enable alarms for the guard amplifier, the clamp circuitry, or both. When this pin flags an alarm, the origins of the alarm can be determined by reading back the alarm status register. Two flags per channel in this word (one latched, one unlatched) indicate which function caused the alarm and whether the alarm is still present.
77	TMPALM	Open-Drain Output for Temperature Alarm. This latched, active low, open-drain output flags a temperature alarm to indicate that the junction temperature has exceeded the default temperature setting (130°C) or the user programmed temperature setting. Two flags in the alarm status register (one latched, one unlatched) indicate whether the temperature has dropped below 130°C or remains above 130°C. User action is required to clear this latched alarm flag by writing to the clear bit (Bit 6) in any of the PMU registers.
78	RESET	Digital Reset Input. This active low, level sensitive input resets all internal nodes on the device to their power- on reset values.
80	EXTFOH0	Force Output for High Current Range (Channel 0). Use an external resistor at this pin for current ranges up to ±80 mA. For more information, see the Current Range Selection section.



NOTES:

1. FOR PROPER CONNECTION OFTHE EXPOSED PAD, REFER TO THE PIN CONFIGURATION AND FUNCTION DESCRIPTIONS SECTION OF THIS DATA SHEET.

Figure 9. Pin Configuration, Exposed Pad on Top

**Table 7. Pin Function Descriptions** 

Pin No.	Mnemonic	Description
	Exposed pad	The exposed pad is electrically connected to AVSS.
1	EXTFOH0	Force Output for High Current Range (Channel 0). Use an external resistor at this pin for current ranges up to ±80 mA. For more information, see the Current Range Selection section.
2, 14, 19, 42, 59	AVSS	Negative Analog Supply Voltage.
3	RESET	Digital Reset Input. This active low, level sensitive input resets all internal nodes on the device to their power-on reset values.
4	TMPALM	Open-Drain Output for Temperature Alarm. This latched, active low, open-drain output flags a temperature alarm to indicate that the junction temperature has exceeded the default temperature setting (130°C) or the user programmed temperature setting. Two flags in the alarm status register (one latched, one unlatched) indicate whether the temperature has dropped below 130°C or remains above 130°C. User action is required to clear this latched alarm flag by writing to the clear bit (Bit 6) in any of the PMU registers.
5	CGALM	Open-Drain Output for Guard and Clamp Alarms. This open-drain pin provides shared alarm information about the guard amplifier and clamp circuitry. By default, this output pin is disabled. The system control register allows the user to enable this function and to set the open-drain output as a latched output. The user can also choose to enable alarms for the guard amplifier, the clamp circuitry, or both. When this pin flags an alarm, the origins of the alarm can be determined by reading back the alarm status register. Two flags per channel in this word (one latched, one unlatched) indicate which function caused the alarm and whether the alarm is still present.

Pin No.	Mnemonic	Description		
6	SPI/LVDS	Interface Select Pin. Logic low selects SPI-compatible interface mode; logic high selects LVDS interface mode.		
0	3FI/LVD3	This pin has a pull-down current source (~350 µA). In LVDS interface mode, the CPOHx and CPOLx pins default to differential interface pins.		
7, 21, 40, 61, 80	AVDD	Positive Analog Supply Voltage.		
8	DUTGND	DUT Voltage Sense Input (Low Sense). By default, this input is shared among all four PMU channels. If a DUTGND input is required for each channel, the user can configure the GUARDINx/DUTGNDx pins as DUTGND inputs for each PMU channel.		
9	VREF	Reference Input for DAC Channels. 5 V for specified performance.		
10	REFGND	Accurate Analog Reference Input Ground.		
11	SYS_SENSE	External Sense Signal Output. This pin enables the connection of the system PMU.		
12, 30, 31, 70, 71	AGND	Analog Ground. These pins are the reference points for the analog supplies and the measure circuitry.		
13	SYS_FORCE	External Force Signal Input. This pin enables the connection of the system PMU.		
15	MEASOUT0	Multiplexed DUT Voltage, Current Sense Output, Temperature Sensor Voltage for Channel 0. This pin is referenced to AGND.		
16	MEASOUT1	Multiplexed DUT Voltage, Current Sense Output, Temperature Sensor Voltage for Channel 1. This pin is referenced to AGND.		
17	MEASOUT2	Multiplexed DUT Voltage, Current Sense Output, Temperature Sensor Voltage for Channel 2. This pin is referenced to AGND.		
18	MEASOUT3	Multiplexed DUT Voltage, Current Sense Output, Temperature Sensor Voltage for Channel 3. This pin is referenced to AGND.		
20	EXTFOH1	Force Output for High Current Range (Channel 1). Use an external resistor at this pin for current ranges up to ±80 mA. For more information, see the Current Range Selection section.		
22	CFF1	External Capacitor for Channel 1. This pin optimizes the stability and settling time performance of the force amplifier when in force voltage mode. See the Compensation Capacitors section.		
23	CCOMP1	Compensation Capacitor Input for Channel 1. See the Compensation Capacitors section.		
24	EXTMEASIH1	Sense Input (High Sense) for High Current Range (Channel 1).		
25	EXTMEASIL1	Sense Input (Low Sense) for High Current Range (Channel 1).		
26	FOH1	Force Output for Internal Current Ranges (Channel 1).		
27	GUARD1	Guard Output Drive for Channel 1.		
28	GUARDIN1/ DUTGND1	Guard Amplifier Input for Channel 1/DUTGND Input for Channel 1. This dual function pin is configured via the serial interface. The default function at power-on is GUARDIN1. If this pin is configured as a DUTGND input for the channel, the input to the guard amplifier is internally connected to MEASVH1. For more information, see the Device Under Test Ground (DUTGND) section and the Guard Amplifier section.		
29	MEASVH1	DUT Voltage Sense Input (High Sense) for Channel 1.		
32	MEASVH3	DUT Voltage Sense Input (High Sense) for Channel 3.		
33	GUARDIN3/ DUTGND3	Guard Amplifier Input for Channel 3/DUTGND Input for Channel 3. This dual function pin is configured via the serial interface. The default function at power-on is GUARDIN3. If this pin is configured as a DUTGND input for the channel, the input to the guard amplifier is internally connected to MEASVH3. For more information, see the Device Under Test Ground (DUTGND) section and the Guard Amplifier section.		
34	GUARD3	Guard Output Drive for Channel 3.		
35	FOH3	Force Output for Internal Current Ranges (Channel 3).		
36	EXTMEASIL3	Sense Input (Low Sense) for High Current Range (Channel 3).		
37	EXTMEASIH3	Sense Input (High Sense) for High Current Range (Channel 3).		
38	CCOMP3	Compensation Capacitor Input for Channel 3. See the Compensation Capacitors section.		
39	CFF3	External Capacitor for Channel 3. This pin optimizes the stability and settling time performance of the force amplifier when in force voltage mode. See the Compensation Capacitors section.		
41	EXTFOH3	Force Output for High Current Range (Channel 3). Use an external resistor at this pin for current ranges up to ±80 mA. For more information, see the Current Range Selection section.		
43	CPOH3/CPO3	Comparator Output High (Channel 3) for SPI Interface/Comparator Output Window (Channel 3) for LVDS Interface.		
44	CPOL3/CPO2	Comparator Output Low (Channel 3) for SPI Interface/Comparator Output Window (Channel 2) for LVDS Interface.		
45	CPOH2/CPO1	Comparator Output High (Channel 2) for SPI Interface/Comparator Output Window (Channel 1) for LVDS Interface.		

Pin No.	Mnemonic	Description
46	CPOL2/CPO0	Comparator Output Low (Channel 2) for SPI Interface/Comparator Output Window (Channel 0) for LVDS Interface.
47	DVCC	Digital Supply Voltage.
48	LOAD	Logic Input (Active Low). This pin synchronizes updates within one device or across a group of devices. If synchronization is not required, LOAD can be tied low; in this case, DAC channels and PMU modes are updated immediately after BUSY goes high. See the BUSY and LOAD Functions section for more information.
49	SDO	Serial Data Output for SPI or LVDS Interface. This pin can be used for data readback and diagnostic purposes.
50	CPOH1/SDO	Comparator Output High (Channel 1) for SPI Interface/Differential Serial Data Output (Complement) for LVDS Interface.
51	DGND	Digital Ground Reference Point.
52	CPOL1/SYNC	Comparator Output Low (Channel 1) for SPI Interface/Differential SYNC Input for LVDS Interface.
53	SYNC	Active Low Frame Synchronization Input for SPI or LVDS Interface.
54	SDI	Serial Data Input for SPI or LVDS Interface.
55	CPOH0/SDI	Comparator Output High (Channel 0) for SPI Interface/Differential Serial Data Input (Complement) for LVDS Interface.
56	CPOL0/SCLK	Comparator Output Low (Channel 0) for SPI Interface/Differential Serial Clock Input (Complement) for LVDS Interface.
57	SCLK	Serial Clock Input, Active Falling Edge. Data is clocked into the shift register on the falling edge of SCLK. This pin operates at clock speeds up to 50 MHz.
58	BUSY	Digital Input/Open-Drain Output. This pin indicates the status of the interface. See the BUSY and LOAD Functions section for more information.
60	EXTFOH2	Force Output for High Current Range (Channel 2). Use an external resistor at this pin for current ranges up to ±80 mA. For more information, see the Current Range Selection section.
62	CFF2	External Capacitor for Channel 2. This pin optimizes the stability and settling time performance of the force amplifier when in force voltage mode. See the Compensation Capacitors section.
63	CCOMP2	Compensation Capacitor Input for Channel 2. See the Compensation Capacitors section.
64	EXTMEASIH2	Sense Input (High Sense) for High Current Range (Channel 2).
65	EXTMEASIL2	Sense Input (Low Sense) for High Current Range (Channel 2).
66	FOH2	Force Output for Internal Current Ranges (Channel 2).
67	GUARD2	Guard Output Drive for Channel 2.
68	GUARDIN2/ DUTGND2	Guard Amplifier Input for Channel 2/DUTGND Input for Channel 2. This dual function pin is configured via the serial interface. The default function at power-on is GUARDIN2. If this pin is configured as a DUTGND input for the channel, the input to the guard amplifier is internally connected to MEASVH2. For more information, see the Device Under Test Ground (DUTGND) section and the Guard Amplifier section.
69	MEASVH2	DUT Voltage Sense Input (High Sense) for Channel 2.
72	MEASVH0	DUT Voltage Sense Input (High Sense) for Channel 0.
73	GUARDINO/ DUTGND0	Guard Amplifier Input for Channel 0/DUTGND Input for Channel 0. This dual function pin is configured via the serial interface. The default function at power-on is GUARDINO. If this pin is configured as a DUTGND input for the channel, the input to the guard amplifier is internally connected to MEASVHO. For more information, see the Device Under Test Ground (DUTGND) section and the Guard Amplifier section.
74	GUARD0	Guard Output Drive for Channel 0.
75	FOH0	Force Output for Internal Current Ranges (Channel 0).
76	EXTMEASIL0	Sense Input (Low Sense) for High Current Range (Channel 0).
77	EXTMEASIH0	Sense Input (High Sense) for High Current Range (Channel 0).
78	CCOMP0	Compensation Capacitor Input for Channel 0. See the Compensation Capacitors section.
79	CFF0	External Capacitor for Channel 0. This pin optimizes the stability and settling time performance of the force amplifier when in force voltage mode. See the Compensation Capacitors section.

# TYPICAL PERFORMANCE CHARACTERISTICS




Figure 10. Force Voltage Linearity vs. Code, All Ranges, 1 LSB = 0.0015% FSR (20 V FSR)




Figure 11. Force Current Linearity vs. Code, All Ranges, 1 LSB = 0.0015% FSR (20 V FSR)




Figure 12. Measure Voltage Linearity vs. Code, All Ranges, 1 LSB = 0.0015% FSR (20 V FSR), MEASOUTx Gain = 1 or 0.2




Figure 13. Measure Current Linearity vs. Code, All Ranges, 1 LSB = 0.0015% FSR (20 V FSR), MI Gain = 10, MEASOUTx Gain = 1




Figure 14. Leakage Current vs. Temperature (Stress Voltage = 0 V)




Figure 15. Leakage Current vs. Temperature (Stress Voltage = 12 V)




Figure 16. Leakage Current vs. Temperature (Stress Voltage = -12 V)




Figure 17. Leakage Current vs. Stress Voltage




Figure 18. ACPSRR at FOHx in Force Voltage Mode vs. Frequency




Figure 19. ACPSRR at FOHx in Force Current Mode vs. Frequency (MI Gain = 10)




Figure 20. ACPSRR at FOHx in Force Current Mode vs. Frequency (MI Gain = 5)




Figure 21. ACPSRR at MEASOUTx in Measure Voltage Mode vs. Frequency (Measout Gain = 1)




Figure 22. ACPSRR at MEASOUTx in Measure Voltage Mode vs. Frequency (Measout Gain = 0.2)




Figure 23. ACPSRR at MEASOUTx in Measure Current Mode vs. Frequency (MI Gain = 10, Measout Gain = 1)




Figure 24. APCSRR at MEASOUTx in Measure Current Mode vs. Frequency (MI Gain = 5, Measout Gain = 1)




Figure 25. APCSRR at MEASOUTx in Measure Current Mode vs. Frequency (MI Gain = 10, Measout Gain = 0.2)




Figure 26. APCSRR at MEASOUTx in Measure Current Mode vs. Frequency (MI Gain = 5, Measout Gain = 0.2)




Figure 27. NSD vs. Frequency (Measured in FVMV and FVMI Mode)




Figure 28. AC Crosstalk, FVMI Mode, PMU 0, Full-Scale Transition on One CPH DAC, MI Gain = 10, MEASOUTx Gain = 1,  $\pm 2$  mA Range,  $C_{LOAD}$  = 200 pF




Figure 29. AC Crosstalk, FVMI Mode, PMU 1, Full-Scale Transition on One CPH DAC, MI Gain = 10, MEASOUTx Gain = 1,  $\pm 2$  mA Range,  $C_{LOAD}$  = 200 pF




Figure 30. AC Crosstalk at FOH0 in FI Mode from FIN DAC of Each Other PMU (Full-Scale Transition), MI Gain = 10, MEASOUTx Gain = 1,  $\pm 2$  mA Range,  $C_{LOAD}$  = 200 pF




Figure 31. Shorted DUT AC Crosstalk, Victim PMU in FVMI Mode (±200 µA Range)




Figure 32. Temperature Sensor Voltage on MEASOUTx vs. Forced Temperature




Figure 33. Range Change, PMU 0,  $\pm 5$   $\mu$ A to  $\pm 2$  mA,  $C_{LOAD} = 1$  nF,  $R_{LOAD} = 620$  k $\Omega$ , FV = 3 V




Figure 34. Range Change, PMU 0,  $\pm 2$  mA to  $\pm 5$   $\mu$ A, CLOAD = 1 nF,  $R_{LOAD}=620~k\Omega$ , FV = 3 V




Figure 35. Range Change, PMU 0,  $\pm$ 5  $\mu$ A to  $\pm$ 2 mA, C<sub>LOAD</sub> = 100 nF,  $R_{LOAD} = 620~k\Omega$ , FV = 3 V




Figure 36. Range Change, PMU 0,  $\pm 2$  mA to  $\pm 5$   $\mu$ A,  $C_{LOAD}$  = 100 nF,  $R_{LOAD}$  = 620 k $\Omega$ , FV = 3 V




Figure 37. Range Change, PMU 0,  $\pm 20~\mu A$  to  $\pm 2~mA$ ,  $C_{LOAD}=1~nF$ ,  $R_{LOAD}=150~k\Omega$ , FV=3~V




Figure 38. Range Change, PMU 0,  $\pm 2$  mA to  $\pm 20$   $\mu$ A,  $C_{LOAD}$  = 1 nF,  $R_{LOAD}$  = 150  $k\Omega$ , FV = 3 V




Figure 39. FV Settling, 0 V to 5 V,  $\pm 2$  mA Range,  $C_{LOAD} = 220$  pF, CCOMPx = 1 nF,  $R_{LOAD} = 5.6$  k $\Omega$ 




Figure 40. FV Settling, 0 V to 5 V,  $\pm 2$  mA Range,  $C_{LOAD}$  = 220 pF, CCOMPx = 100 pF,  $R_{LOAD}$  = 5.6 k $\Omega$ 




Figure 41. FV Settling, 0 V to 5 V,  $\pm 5$   $\mu$ A Range,  $C_{LOAD}$  = 220 pF, CCOMPx = 100 pF,  $R_{LOAD}$  = 1  $M\Omega$ 




Figure 42. FV Settling, 0 V to 5 V,  $\pm 20~\mu A$  Range,  $C_{LOAD}$  = 220 pF, CCOMPx = 100~pF,  $R_{LOAD}$  =  $270~k\Omega$ 




Figure 43. FV Settling, 0 V to 5 V,  $\pm$ 200  $\mu$ A Range,  $C_{LOAD}$  = 220 pF, CCOMPx = 100 pF,  $R_{LOAD}$  = 27  $k\Omega$ 

# **TERMINOLOGY**

#### **Offset Error**

Offset error is a measure of the difference between the actual voltage and the ideal voltage at midscale or at zero current expressed in mV or % FSR.

#### **Gain Error**

Gain error is the difference between full-scale error and zero-scale error. It is expressed in % FSR.

Gain Error = Full-Scale Error - Zero-Scale Error

#### where:

*Full-Scale Error* is the difference between the actual voltage and the ideal voltage at full scale.

Zero-Scale Error is the difference between the actual voltage and the ideal voltage at zero scale.

#### **Linearity Error**

Linearity error, or relative accuracy, is a measure of the maximum deviation from a straight line passing through the endpoints of the full-scale range. It is measured after adjusting for gain error and offset error and is expressed in % FSR.

#### Differential Nonlinearity (DNL)

Differential nonlinearity is the difference between the measured change and the ideal 1 LSB change between any two adjacent codes. A specified differential nonlinearity of  $\pm 1$  LSB maximum ensures monotonicity.

#### Common-Mode (CM) Error

Common-mode (CM) error is the error at the output of the amplifier due to the common-mode input voltage. It is expressed in % of FSVR/V.

#### Leakage Current

Leakage current is the current measured at an output pin when that function is off or high impedance.

#### Pin Capacitance

Pin capacitance is the capacitance measured at a pin when that function is off or high impedance.

#### Slew Rate

The slew rate is the rate of change of the output voltage expressed in  $V/\mu s$ .

#### **Output Voltage Settling Time**

Output voltage settling time is the amount of time it takes for the output of a DAC to settle to a specified level for a full-scale input change.

#### Digital-to-Analog Glitch Energy

Digital-to-analog glitch energy is the amount of energy that is injected into the analog output at the major code transition. It is specified as the area of the glitch in nV-s. It is measured by toggling the DAC register data between 0x7FFF and 0x8000.

#### **Digital Crosstalk**

Digital crosstalk is defined as the glitch impulse transferred to the output of one converter due to a change in the DAC register code of another converter. It is specified in nV-s.

#### AC Crosstalk

AC crosstalk is defined as the glitch impulse transferred to the output of one PMU due to a change in any of the DAC registers in the package.

#### **ACPSRR**

ACPSRR is a measure of the ability of the device to avoid coupling noise and spurious signals that appear on the supply voltage pin to the output of the switch. The dc voltage on the device is modulated by a sine wave of 0.2 V p-p. The ratio of the amplitude of the signal on the output to the amplitude of the modulation is the ACPSRR.

# THEORY OF OPERATION

The AD5522 is a highly integrated, quad per-pin parametric measurement unit (PPMU) for use in semiconductor automated test equipment. It provides programmable modes to force a pin voltage and measure the corresponding current (FVMI) and to force a pin current and measure the corresponding voltage. The device is also capable of all other combinations, including force high-Z and measure high-Z. The PPMU can force or measure a voltage range of 22.5 V. It can force or measure currents up to  $\pm 80$  mA per channel using the internal amplifier; the addition of an external amplifier enables higher current ranges. All the DAC levels required for each PMU channel are on chip.

#### **FORCE AMPLIFIER**

The force amplifier drives the analog output FOH, which drives a programmed current or voltage to the DUT (device under test). Headroom and footroom requirements for this amplifier are 3 V on either end. An additional  $\pm 1$  V is dropped across the sense resistor when maximum (rated) current is flowing through it.

The force amplifier is designed to drive DUT capacitances up to 10 nF, with a compensation value of 100 pF. Larger DUT capacitive loads require larger compensation capacitances.

Local feedback ensures that the amplifiers are stable when disabled. A disabled channel reduces power consumption by 2.5 mA per channel.

#### **COMPARATORS**

Per channel, the DUT measured voltage or current is monitored by two comparators configured as window comparators. Internal DAC levels set the CPL (comparator low) and CPH (comparator high) threshold values. There are no restrictions on the voltage settings of the comparator highs and lows. CPL going higher than CPH is not a useful operation; however, it does not cause any problems with the device. CPOLx (comparator output low) and CPOHx (comparator output high) are continuous time comparator outputs.

Table 8. Comparator Output Function Using SPI Interface

Test Condition	CPOLx	СРОНх
V <sub>DUT</sub> or I <sub>DUT</sub> > CPH		0
$V_{DUT}$ or $I_{DUT}$ < CPH		1
$V_{DUT}$ or $I_{DUT} > CPL$	1	
$V_{DUT}$ or $I_{DUT} < CPL$	0	
$CPH > V_{DUT}$ or $I_{DUT} > CPL$	1	1

When using the SPI interface, full comparator functionality is available. When using the LVDS interface, the comparator function is limited to one output per comparator, due to the large pin count requirement of the LVDS interface.

When using the LVDS interface, the comparator output available pins, CPO0 to CPO3, provide information on whether the measured voltage or current is inside or outside the set CPH and CPL

window. Information on whether the measurement was high or low is available via the serial interface (comparator status register).

**Table 9. Comparator Output Function Using LVDS Interface** 

Test Condition	CPOx Output
$(CPL < (V_{DUT} \text{ or } I_{DUT})) \text{ and } ((V_{DUT} \text{ or } I_{DUT}) < CPH)$	1
$(CPL > (V_{DUT} \text{ or } I_{DUT})) \text{ or } ((V_{DUT} \text{ or } I_{DUT}) > CPH)$	0

#### **CLAMPS**

Current and voltage clamps are included on chip, one clamp for each PMU channel. The clamps protect the DUT in the event of an open-circuit or short-circuit condition. Internal DAC levels set the CLL (clamp low) and CLH (clamp high) levels. The clamps work to limit the force amplifier if a voltage or current at the DUT exceeds the set levels. The clamps also protect the DUT if a transient voltage or current spike occurs when changing to a different operating mode or when programming the device to a different current range.

The voltage clamps are available while forcing current, and the current clamps are available while forcing voltage. The user can set up the clamp status using the serial interface (system control register or PMU register).

Each clamp has a smooth, finite transition region between normal (unclamped) operation and the final clamped level, and an internal flag is activated within this transition zone. The open-drain  $\overline{\text{CGALM}}$  pin indicates whether one or more PMU channels has clamped. The clamp status of an individual PMU can be determined by polling the alarm status register using the SPI or LVDS interface.

CLL should never be greater than CLH. For the voltage clamps, there should be 500 mV between the CLL and CLH levels to ensure that a region exists in the middle of the clamps where both are off. Similarly, set current clamps  $\pm 250$  mV away from 0 A.

The transfer function for voltage clamping in FI mode is

$$VCLL$$
 or  $VCLH = 4.5 \times VREF \times (DAC\_CODE/2^{16}) - (3.5 \times VREF \times (OFFSET\_DAC\_CODE/2^{16})) + DUTGND$ 

See the DAC Levels section for more information.

The transfer function for current clamping in FV mode is

ICLL or ICLH = 
$$4.5 \times VREF \times ((DAC\_CODE - 32,768)/2^{16})/(R_{SENSE} \times MI\_Amplifier\_Gain)$$

where

*R*<sub>SENSE</sub> is the sense resistor of the selected current range. *MI\_Amplifier\_Gain* is the gain of the measure current instrumentation amplifier, either 5 or 10.

Do not change clamp levels while the channel is in force mode because this can affect the forced voltage or current applied to the DUT. Similarly, the clamps should not be enabled or disabled during a force operation.

#### **CURRENT RANGE SELECTION**

Integrated thin film resistors minimize the need for external components and allow easy selection of any of these current ranges:  $\pm 5~\mu A~(200~k\Omega), \pm 20~\mu A~(50~k\Omega), \pm 200~\mu A~(5~k\Omega),$  and  $\pm 2~mA~(500~\Omega).$  One current range up to  $\pm 80~mA$  can be accommodated per channel by connecting an external sense resistor. For current ranges in excess of  $\pm 80~mA$ , it is necessary that an external amplifier be used.

For the suggested current ranges, the maximum voltage drop across the sense resistors is  $\pm 1$  V. However, to allow for error correction, there is some overrange available in the current ranges ( $\pm 12.5\%$  or  $\pm 0.125$  V across  $R_{SENSE}$ ). The full-scale voltage range that can be loaded to the FIN DAC is  $\pm 11.5$  V; the forced current can be calculated as follows:

 $FI = 4.5 \times VREF \times ((DAC\_CODE - 32,768)/2^{16})/(R_{SENSE} \times MI\_Amplifier\_Gain)$ 

where:

FI is the forced current.

*R*<sub>SENSE</sub> is the selected sense resistor.

*MI\_Amplifier\_Gain* is the gain of the measure current instrumentation amplifier. This gain can be set to 5 or 10 via the serial interface.

In the  $\pm 200~\mu A$  range with the 5 k $\Omega$  sense resistor and an  $I_{\text{SENSE}}$  gain of 10, the maximum current range possible is  $\pm 225~\mu A.$  Similarly, for the other current ranges, there is an overrange of 12.5% to allow for error correction.

Also, the forced current range is the quoted full-scale range only with an applied reference of 5 V or 2.5 V (with  $I_{SENSE}$  amplifier gain = 5). The  $I_{SENSE}$  amplifier is biased by the VMID DAC voltage in such a way as to center the measure current output irrespective of the voltage span used.

When using the EXTFOHx outputs for current ranges up to  $\pm 80$  mA, there is no switch in series with the EXTFOHx line, ensuring minimum capacitance present at the output of the force amplifier. This feature is important when using a pin electronics driver to provide high current ranges.

#### **HIGH CURRENT RANGES**

With the use of an external high current amplifier, one high current range in excess of ±80 mA is possible. The high current amplifier buffers the force output and provides the drive for the required current. The AD8397 is a dual high current output amplifier (300 mA depending on supply conditions). To achieve full swing from this amplifier, it should be used with a gain of 2 or more, thus requiring a voltage divider at the output of EXTFOHx. This amplifier is available in an SOIC exposed pad package which is well-suited to high power applications.

To eliminate any timing concerns when switching between the internal ranges and the external high current range, there is a mode where the internal  $\pm 80$  mA stage can be enabled at all times. See Table 25 for more information.




Figure 44. Addition of High Current Amplifier for Wider Current Range (>±80 mA)

#### **MEASURE CURRENT GAINS**

The measure current amplifier has two gain settings, 5 and 10. The two gain settings allow users to achieve the quoted/specified current ranges with large or small voltage swing. Use the 10 gain setting with a 5 V reference, and use the 5 gain setting with a 2.5 V reference. Both combinations ensure the specified current ranges. Using other VREF/gain setting combinations should achieve smaller current ranges only. Achieving greater current ranges than the specified ranges is outside the intended operation of the AD5522. The maximum guaranteed voltage across  $R_{\text{SENSE}} = \pm 1.125 \text{ V}$ .

Following are examples of VREF/gain setting combinations. In these examples, the offset DAC is at its default value of 0xA492.

- VREF = 5 V results in a  $\pm 11.25$  V range. Using a gain setting of 10, there is  $\pm 1.125$  V maximum across R<sub>SENSE</sub>, resulting in current ranges of  $\pm 5.625$   $\mu$ A,  $\pm 22.5$   $\mu$ A, and so on (including overrange of  $\pm 12.5\%$  to allow for error correction).
- VREF = 2.5 V results in a  $\pm 5.625$  V range. Using a gain setting of 5 results in current ranges of  $\pm 5.625$   $\mu$ A,  $\pm 22.5$   $\mu$ A, and so on (including overrange of  $\pm 12.5\%$  to allow for error correction).

VREF = 3.5 V results in a  $\pm 7.87$  V range. Using a gain setting of 10, there is  $\pm 0.785$  V maximum across  $R_{\text{SENSE}}$ , resulting in current ranges of  $\pm 3.92~\mu\text{A},\,\pm 15.74~\mu\text{A},$  and so on (including overrange of  $\pm 12.5\%$  to allow for error correction).

#### **VMID VOLTAGE**

The midcode voltage (VMID) is used in the measure current amplifier block to center the current ranges about 0 A. This is required to ensure that the quoted current ranges can be achieved when using offset DAC settings other than the default. VMID corresponds to 0x8000 or the DAC midcode value, that is, the middle of the voltage range set by the offset DAC setting (see Table 13). See the block diagram in Figure 45.

$$VMID = 4.5 \times VREF \times (32,768/2^{16}) - (3.5 \times VREF \times (OFFSET_DAC_CODE/2^{16}))$$

or

$$VMID = 3.5 \times VREF \times ((42,130 - OFFSET\_DAC\_CODE)/2^{16})$$
  
 $VMIN = -3.5 \times VREF \times (OFFSET\_DAC\_CODE/2^{16})$ 




Figure 45. Measure Block and VMID Influence

#### **CHOOSING POWER SUPPLY RAILS**

As noted in the Specifications section, the minimum supply variation across the part  $|\text{AVDD} - \text{AVSS}| \ge 20 \text{ V}$ . For the AD5522 circuits to operate correctly, the supply rails must take into account not only the force voltage range, but also the internal DAC minimum voltage level, as well as headroom and so on. The DAC amplifier gains VREF by 4.5, and the offset DAC centers that range about some chosen point.

The supplies need to cater to the DAC output voltage range to avoid impinging on other parts of the circuit (for example, if the measure current block for rated current ranges has a gain of 10/5, the supplies need to provide sufficient headroom and footroom to not clip the measure current circuit when full current range is required).

Also, the measout gain = 0.2 setting uses the VMIN level for scaling purposes; if there is not enough footroom for this VMIN level, then the MV and MI output voltage range is affected.

For the measout gain = 0.2 setting, it is important to choose AVSS based on the following:

 $AVSS \le -3.5 \times (VREF \times (OFFSET\_DAC\_CODE/2^{16})) - AVSS\_footroom - V_{DUTGND} - (R_{CABLE} \times I_{LOAD})$ 

where:

 $AVSS\_footroom = 4 \text{ V}.$ 

 $V_{DUTGND}$  is the voltage range anticipated at DUTGND.

*R*<sub>CABLE</sub> is the cable/path resistance.

 $I_{LOAD}$  is the maximum load current.

#### **MEASURE OUTPUT (MEASOUTX PINS)**

The measured DUT voltage or current (voltage representation of DUT current) is available on the MEASOUTx pin with respect to AGND. The default MEASOUTx range is the forced voltage range for voltage measure and current measure (nominally ±11.25 V, depending on the reference voltage and offset DAC) and includes some overrange to allow for offset correction.

The serial interface allows the user to select another MEASOUTx range of  $0.9 \times \text{VREF}$  to AGND, allowing an ADC with a 5 V input range to be used. The MEASOUTx line for each PMU channel can be made high impedance via the serial interface.

The offset DAC directly offsets the measured output voltage level, but only when GAIN1 = 0. When the MEASOUTx gain is 0.2, the minimum code from the DAC is used to center the MEASOUTx voltage and to ensure that the voltage is within the range of 0 to  $0.9 \times VREF$  (see Figure 45).

When using low supply voltages, ensure that there is sufficient headroom and footroom for the DAC output range (set by the VREF and offset DAC setting).

#### **DEVICE UNDER TEST GROUND (DUTGND)**

By default, there is one DUTGND input available for all four PMU channels. However, in some PMU applications, it is necessary that each channel operate from its own DUTGND level. The dual function pin, GUARDINx/DUTGNDx, can be configured as an input to the guard amplifier (GUARDIN) or as a DUTGND input for each channel.

The pin function can be configured through the serial interface on power-on for the required operation. The default connection is SW13b (GUARDIN) and SW14b (shared DUTGND).

Table 10. MEASOUTx Output Ranges for GAIN1 = 0, MEASOUT Gain = 1

MEASOUT Measure			Output Voltage Range for VREF = 5 V <sup>1</sup>		
Function	<b>Current Gain</b>	Transfer Function	Offset DAC = 0x0	Offset DAC = 0xA492	Offset DAC = 0xED67
MV	5 or 10	±V <sub>DUT</sub>	0 V to 22.5 V	±11.25 V	-16.26 V to +6.25 V
MI					
GAIN0 = 0	10	$(I_{DUT} \times R_{SENSE} \times 10) + VMID$	0 V to 22.5 V	±11.25 V	-16.26 V to +6.25 V
GAIN0 = 1	5	$(I_{DUT} \times R_{SENSE} \times 5) + VMID$	0 V to 11.25 V	±5.625 V	-8.13 V to +3.12 V
			(VREF = 2.5 V)	(VREF = 2.5 V)	(VREF = 2.5 V)

<sup>&</sup>lt;sup>1</sup> VREF = 5 V unless otherwise noted.

Table 11. MEASOUTx Output Ranges for GAIN1 = 1, MEASOUT Gain = 0.2

MEASOUT Function	Measure Current Gain	Transfer Function	Output Voltage Range for VREF = 5 V <sup>1, 2</sup>
MV	5 or 10	$V_{DUT} \times 0.2 + (0.45 \times VREF)$	0 V to 4.5 V (±2.25 V centered around 2.25 V)
MI			
GAIN0 = 0	10	$(I_{DUT} \times R_{SENSE} \times 10 \times 0.2) + (0.45 \times VREF)$	0 V to 4.5 V (±2.25 V centered around 2.25 V)
GAIN0 = 1	5	$(I_{DUT} \times R_{SENSE} \times 5 \times 0.2) + (0.45 \times VREF)$	1.125 V to 3.375 V (±1.125 V, centered around 2.25 V)
			0 V to 2.25 V (±1.125 V, centered around 1.125 V) (VREF = 2.5 V)

 $<sup>^{1}</sup>$  VREF = 5 V unless otherwise noted.

<sup>&</sup>lt;sup>2</sup> The offset DAC setting has no effect on the output voltage range.

When configured as DUTGND per channel, this dual function pin is no longer connected to the input of the guard amplifier. Instead, it is connected to the low end of the instrumentation amplifier (SW14a), and the input of the guard amplifier is connected internally to MEASVHx (SW13a).




Figure 46. Using the DUTGND per Channel Feature

#### **GUARD AMPLIFIER**

A guard amplifier allows the user to bootstrap the shield of the cable to the voltage applied to the DUT, ensuring minimal drops across the cable. This is particularly important for measurements requiring a high degree of accuracy and in leakage current testing.

If not required, all four guard amplifiers can be disabled via the serial interface (system control register). Disabling the guard amplifiers decreases power consumption by 400  $\mu$ A per channel.

As described in the Device Under Test Ground (DUTGND) section, GUARDINx/DUTGNDx are dual function pins. Each pin can function either as a guard amplifier input for one channel or as a DUTGND input for one channel, depending on the requirements of the end application (see Figure 46).

A guard alarm event occurs when the guard output moves more than 100 mV away from the guard input voltage for more than 200  $\mu s$ . In this case, the event is flagged via the open-drain output  $\overline{CGALM}$ . Because the guard and clamp alarm functions share the same alarm output,  $\overline{CGALM}$ , the alarm information (alarm trigger and alarm channel) is available via the serial interface in the alarm status register.

Alternatively, the serial interface allows the user to set up the  $\overline{\text{CGALM}}$  output to flag either the clamp status or the guard status. By default, this open-drain alarm pin is an unlatched output, but it can be configured as a latched output via the serial interface (system control register).

#### **COMPENSATION CAPACITORS**

Each channel requires an external compensation capacitor (CCOMP) to ensure stability into the maximum load capacitance while ensuring that settling time is optimized. In addition, one CFF pin per channel is provided to further optimize stability and settling time performance when in force voltage (FV) mode. When changing from force current (FI) mode to FV mode, the switch connecting the CFF capacitor is automatically closed.

Although the force amplifier is designed to drive load capacitances up to 10 nF (with CCOMP = 100 pF), it is possible to use larger compensation capacitor values to drive larger loads, at the expense of an increase in settling time. If a wide range of load

capacitances must be driven, an external multiplexer connected to the CCOMP pin allows optimization of settling time vs. stability. The series resistance of a switch placed on CCOMP should typically be <50  $\Omega$ .

Suitable multiplexers for use here are the ADG1404, ADG1408, or one of the multiplexers in the ADG4xx family which typically have on resistances less than  $50 \Omega$ .

Similarly, connecting the CFF node to an external multiplexer accommodates a wide range of  $C_{\text{DUT}}$  in FV mode. The ADG1204 or ADG1209 family of multiplexers meet these requirements. The series resistance of the multiplexer used should be such that

 $1/(2\pi \times R_{ON} \times C_{DUT}) > 100 \text{ kHz}$ 

**Table 12. Suggested Compensation Capacitor Selection** 

C <sub>LOAD</sub>	CCOMP	CFF
≤1 nF	100 pF	220 pF
≤10 nF	100 pF	1 nF
≤100 nF	C <sub>LOAD</sub> /100	C <sub>LOAD</sub> /10

#### **SYSTEM FORCE AND SENSE SWITCHES**

Each channel has switches to allow connection of the force (FOHx) and sense (MEASVHx) lines to a central PMU for calibration purposes. There is one set of SYS\_FORCE and SYS\_SENSE pins per device. It is recommended that these connections be made individually to each PMU channel.




Figure 47. SYS\_FORCE and SYS\_SENSE Connections to FOHx and MEASVHx Pins

#### **TEMPERATURE SENSOR**

An on-board temperature sensor monitors die temperature. The temperature sensor is located at the center of the die. If the temperature exceeds the factory specified value (130°C) or a user programmable value, the device protects itself by shutting down all channels and flagging an alarm through the latched, open-drain TMPALM pin. Alarm status can be read back from the alarm status register or the PMU register, where latched and unlatched bits indicate whether an alarm has occurred and whether the temperature has dropped below the set alarm temperature. The shutdown temperature is set using the system control register.

# **DAC LEVELS**

Each channel contains five dedicated DAC levels: one for the force amplifier, one each for the clamp high and clamp low levels, and one each for the comparator high and comparator low levels.

The architecture of a single DAC channel consists of a 16-bit resistor-string DAC followed by an output buffer amplifier. This resistor-string architecture guarantees DAC monotonicity. The 16-bit binary digital code loaded to the DAC register determines at which node on the string the voltage is tapped off before being fed into the output amplifier.

The transfer function for DAC outputs is as follows:

$$VOUT = 4.5 \times VREF \times (X2/2^{16}) - (3.5 \times VREF \times (OFFSET\_DAC\_CODE/2^{16})) + DUTGND$$

#### where:

*VREF* is the reference voltage and is in the range of 2 V to 5 V. X2 is the calculated DAC code value and is in the range of 0 to 65,535 (see the Gain and Offset Registers section). *OFFSET\_DAC\_CODE* is the code loaded to the offset DAC. It is multiplied by 3.5 in the transfer function. On power-up, the default code loaded to the offset DAC is 0xA492; with a 5 V reference, this gives a span of  $\pm 11.25$  V.

#### **OFFSET DAC**

The AD5522 is capable of forcing a 22.5 V  $(4.5 \times VREF)$  voltage span. Included on chip is one 16-bit offset DAC (one for all four channels) that allows for adjustment of the voltage range.

The usable range is -16.25 V to +22.5 V. Zero scale loaded to the offset DAC gives a full-scale range of 0 V to 22.5 V, midscale gives  $\pm 11.25$  V, and the most useful negative range is -16.25 V to +6.25 V. Full scale loaded to the offset DAC does not give a useful output voltage range, because the output amplifiers are limited by the available footroom. Table 13 shows the effect of the offset DAC on the other DACs in the device.

Table 13. Relationship of Offset DAC to Other DACs (VREF = 5 V)

Offset DAC Code	DAC Code	DAC Output Voltage (V)
0	0	0
	32,768	+11.25
	65,535	+22.50
32,768	0	-8.75
	32,768	+2.50
	65,535	+13.75
42,130	0	-11.25
	32,768	0
	65,535	+11.25
60,855	0	-16.25
	32,768	-5.00
	65,535	+6.25
65,535		Footroom limitations

The power supplies should be selected to support the required range and should take into account amplifier headroom and footroom and sense resistor voltage drop (±4 V).

Therefore, depending on the headroom available, the input to the force amplifier can be unipolar positive or bipolar, either symmetrical or asymmetrical about DUTGND, but always within a voltage span of 22.5 V.

The offset DAC offsets all DAC functions. It also centers the current range so that zero current always flows at midscale code, regardless of the offset DAC setting.

Rearranging the transfer function for the DAC output gives the following equation to determine which offset DAC code is required for a given reference and output voltage range.

OFFSET\_DAC\_CODE = 
$$(2^{16} \times (VOUT - DUTGND))/(3.5 \times VREF) - ((4.5 \times DAC_CODE)/3.5)$$

When the output range is adjusted by changing the default value of the offset DAC, an extra offset is introduced due to the gain error of the offset DAC channel. The amount of offset is dependent on the magnitude of the reference and how much the offset DAC channel deviates from its default value. See the Specifications section for this offset. The worst-case offset occurs when the offset DAC channel is at positive or negative full scale. This value can be added to the offset present in the main DAC channel to give an indication of the overall offset for that channel. In most cases, the offset can be removed by programming the C register of the channel with an appropriate value. The extra offset caused by the offset DAC needs to be taken into account only when the offset DAC is changed from its default value.

#### **GAIN AND OFFSET REGISTERS**

Each DAC level has an independent gain (M) register and an independent offset (C) register, which allow trimming out of the gain and offset errors of the entire signal chain, including the DAC. All registers in the AD5522 are volatile, so they must be loaded on power-on during a calibration cycle. Data from the X1 register is operated on by a digital multiplier and adder controlled by the contents of the M and C registers. The calibrated DAC data is then stored in the X2 register.

The digital input transfer function for each DAC can be represented as follows:

$$X2 = [(M+1)/2^n \times X1] + (C-2^{n-1})$$

#### where:

X2 is the data-word loaded to the resistor-string DAC. X1 is the 16-bit data-word written to the DAC input register. M is the code in gain register (default code =  $2^{16} - 1$ ). C is the code in offset register (default code =  $2^{15}$ ). n is the DAC resolution (n = 16).

The calibration engine is engaged only when data is written to the X1 register. The calibration engine is not engaged when data is written to the M or C register. This has the advantage of minimizing the initial setup time of the device. To calculate a result that includes new M or C data, a write to X1 is required.

#### **CACHED X2 REGISTERS**

Each DAC has a number of cached X2 registers. These registers store the result of a gain and offset calibration in advance of a mode change. This enables the user to preload registers, allowing the calibration engine to calculate the appropriate X2 value and store it until a change in mode occurs. Because the data is ready and held in the appropriate register, mode changing is as time efficient as possible. If an update occurs to a DAC register set that is currently part of the operating PMU mode, the DAC output is updated immediately (depending on the  $\overline{\text{LOAD}}$  condition).

#### Gain and Offset Registers for the FIN DAC

The force amplifier input (FIN) DAC level contains independent gain and offset control registers that allow the user to digitally trim gain and offset. There are six sets of X1, M, and C registers: one set for the force voltage range and one set for each force current range (four internal current ranges and one external current range). Six X2 registers store the calculated DAC values, ready to load to the DAC register upon a PMU mode change.




Figure 48. FIN DAC Registers

#### **Gain and Offset Registers for the Comparator DACs**

The comparator DAC levels contain independent gain and offset control registers that allow the user to digitally trim gain and offset. There are six sets of X1, M, and C registers: one set for the force voltage mode and one set for each force current range (four internal current ranges and one external current range). In this way, X2 can be preprogrammed, which allows for efficient switching into the required compare mode. Six X2 registers store the calculated DAC values, ready to load to the DAC register upon a PMU mode change.




Figure 49. Comparator Registers

#### Gain and Offset Registers for the Clamp DACs

The clamp DAC levels contain independent gain and offset control registers that allow the user to digitally trim gain and offset. There are two sets of X1, M, and C registers: one set for the force voltage mode and one set for all five current ranges. Two X2 registers store the calculated DAC values, ready to load to the DAC register upon a PMU mode change.




Figure 50. Clamp Registers

#### REFERENCE VOLTAGE (VREF)

One buffered analog input, VREF, supplies all 21 DACs with the necessary reference voltage to generate the required dc levels.

#### REFERENCE SELECTION

The voltage applied to the VREF pin determines the output voltage range and span applied to the force amplifier, clamp, and comparator inputs. The AD5522 can be used with a reference input ranging from 2 V to 5 V; however, for most applications, a reference input of 5 V or 2.5 V is sufficient to meet all voltage range requirements. The DAC amplifier gain is 4.5, which gives a DAC output span of 22.5 V. The DACs have gain and offset registers that can be used to trim out system errors.

In addition, the gain register can be used to reduce the DAC output range to the desired force voltage range. The FIN DAC retains 16-bit resolution even with a gain register setting of quarter scale (0x4000). Therefore, from a single 5 V reference, it is possible to obtain a voltage span as high as 22.5 V or as low as 5.625 V.

When using the gain and offset registers, the selected output range should take into account the system gain and offset errors that need to be trimmed out. Therefore, the selected output range should be larger than the actual required range.

When using low supply voltages, ensure that there is sufficient headroom and footroom for the required force voltage range.

Also, the forced current range is the quoted full-scale range only with an applied reference of 5 V ( $I_{SENSE}$  amplifier gain = 10) or 2.5 V ( $I_{SENSE}$  amplifier gain = 5).

Table 14. References Suggested For Use with AD55221

		Initial	Ref Out	Ref Output	Supply Voltage	
Part No.	Voltage (V)	Accuracy %	TC (ppm/°C)	Current (mA)	Range (V)	Package
ADR435	5	0.04	1	30	+7 to +18	MSOP, SOIC
ADR445	5	0.04	1	10	+5.5 to +18	MSOP, SOIC
ADR431	2.5	0.04	1	30	+4.5 to +18	MSOP, SOIC
ADR441	2.5	0.04	1	10	+3 to +18	MSOP, SOIC

<sup>&</sup>lt;sup>1</sup> Subset of the possible references suitable for use with the AD5522. Visit www.analog.com for more options.

For other voltage and current ranges, the required reference level can be calculated as follows:

- 1. Identify the nominal range required.
- 2. Identify the maximum offset span and the maximum gain required on the full output signal range.
- 3. Calculate the new maximum output range, including the expected maximum gain and offset errors.
- Choose the new required VOUT<sub>MAX</sub> and VOUT<sub>MIN</sub>, keeping the VOUT limits centered on the nominal values. Note that AVDD and AVSS must provide sufficient headroom.
- 5. Calculate the value of VREF as follows:  $VREF = (VOUT_{MAX} VOUT_{MIN})/4.5$

#### Reference Selection Example

If

Nominal output range = 10 V (-2 V to +8 V)

Offset error =  $\pm 100 \text{ mV}$ 

Gain error =  $\pm 0.5\%$ , and

REFGND = AGND = 0 V

Then

Gain error =  $\pm 0.5\%$ 

- => Maximum positive gain error = +0.5%
- => Output range including gain error = 10 V + 0.005(10 V) = 10.05 V

Offset error =  $\pm 100 \text{ mV}$ 

- => Maximum offset error span = 2(100 mV) = 0.2 V
- => Output range including gain error and offset error = 10.05 V + 0.2 V = 10.25 V

VREF calculation

Actual output range = 10.25 V, that is, -2.125 V to +8.125 V (centered);

VREF = (8.125 V + 2.125 V)/4.5 = 2.28 V

If the solution yields an inconvenient reference level, the user can adopt one of the following approaches:

- Use a resistor divider to divide down a convenient, higher reference level to the required level.
- Select a convenient reference level above VREF and modify
  the gain and offset registers to digitally downsize the reference.
  In this way, the user can use almost any convenient reference level.
- Use a combination of these two approaches.

In this case, the optimum reference is a 2.5 V reference; the user can use the M and C registers and the offset DAC to achieve the required -2 V to +8 V range. Change the I<sub>SENSE</sub> amplifier gain to 5 to ensure a full-scale current range of the specified values (see the Current Range Selection section). This gain also allows optimization of power supplies and minimizes power consumption within the device.

It is important to bear in mind when choosing a reference value that values other than 5 V (MI gain= 10) and 2.5 V (MI gain= 5) result in current ranges other than those specified. See the Measure Current Gains section for more details.

#### **CALIBRATION**

Calibration involves determining the gain and offset of each channel in each mode and overwriting the default values in the M and C registers of the individual DACs. In some cases (for example, FI mode), the calibration constants, particularly those for gains, may be range dependent.

#### Reducing Zero-Scale Error

Zero-scale error can be reduced as follows:

- 1. Set the output to the lowest possible value.
- 2. Measure the actual output voltage and compare it to the required value. This gives the zero-scale error.
- Calculate the number of LSBs equivalent to the zero-scale error and add this number to the default value of the C register. Note that only negative zero-scale error can be reduced.

#### **Reducing Gain Error**

Gain error can be reduced as follows:

- 1. Measure the zero-scale error.
- 2. Set the output to the highest possible value.
- 3. Measure the actual output voltage and compare it to the required value. This is the gain error.
- Calculate the number of LSBs equivalent to the gain error and subtract this number from the default value of the M register. Note that only positive gain error can be reduced.

#### **Calibration Example**

Nominal offset coefficient = 32,768 Nominal gain coefficient = 65,535

For example, the gain error = 0.5%, and the offset error = 100 mV.

Gain error (0.5%) calibration:  $65,535 \times 0.995 = 65,207$ 

=> Load Code 1111 1110 1011 0111 to the M register.

Offset error (100 mV) calibration: LSB size =  $10.25/65,535 = 156 \mu V$ ; Offset coefficient for 100 mV offset = 100/0.156 = 641 LSBs => Load Code 0111 1101 0111 1111 to the C register.

### **Additional Calibration**

The techniques described in the previous section are usually sufficient to reduce the zero-scale and gain errors. However, there are limitations whereby the errors may not be sufficiently reduced. For example, the offset (C) register can only be used to reduce the offset caused by negative zero-scale error. A positive offset cannot be reduced. Likewise, if the maximum voltage is below the ideal value, that is, a negative gain error, the gain (M) register cannot be used to increase the gain to compensate for the error. These limitations can be overcome by increasing the reference value.

### SYSTEM LEVEL CALIBRATION

There are many ways to calibrate the device on power-on. Following is an example of how to calibrate the FIN DAC of the device without a DUT or DUT board connected.

The calibration procedure for the force and measure circuitry is as follows:

- 1. Calibrate the force voltage (2 points).
  - In FV mode, write zero scale to the FIN DAC. Connect SYS\_FORCE to FOHx and SYS\_SENSE to MEASVHx, and close the internal force/sense switch (SW7).
  - Using the system PMU, measure the error between the voltage at FOHx/MEASVHx and the desired value.
  - Similarly, load full scale to the FIN DAC and measure the error between the voltage at FOHx/MEASVHx and the desired value. Calculate the M and C values. Load these values to the appropriate M and C registers of the FIN DAC.

- 2. Calibrate the measure voltage (2 points).
  - Connect SYS\_FORCE to FOHx and SYS\_SENSE to MEASVHx, and close the internal force/sense switch (SW7). Force voltage on FOHx via SYS\_FORCE and measure the voltage at MEASOUTx. The difference is the error between the actual forced voltage and the voltage at MEASOUTx.
- 3. Calibrate the force current (2 points).

  In FI mode, write zero scale to the FIN DAC. Connect SYS\_FORCE to an external ammeter and to the FOHx pin. Measure the error between the ammeter reading and the MEASOUTx reading. Repeat this step with full scale loaded to the FIN DAC. Calculate the M and C values.
- 4. Calibrate the measure current (2 points).

  In FI mode, write zero scale to the FIN DAC. Connect SYS\_FORCE to an external ammeter and to the FOHx pin. Measure the error between the ammeter reading and the MEASOUTx reading. Repeat this step with full scale loaded to the FIN DAC.
- 5. Repeat this procedure for all four channels.

Similarly, calibrate the comparator and clamp DACs, and load the appropriate gain and offset registers. Calibrating these DACs requires some successive approximation to find where the comparator trips or the clamps engage.

# **CIRCUIT OPERATION**

## **FORCE VOLTAGE (FV) MODE**

Most PMU measurements are performed in force voltage/measure current (FVMI) mode, for example, when the device is used as a device power supply, or in continuity or leakage testing. In force voltage (FV) mode, the voltage forced is mapped directly to the DUT. The measure voltage amplifier completes the loop, giving negative feedback to the forcing amplifier (see Figure 51).

The forced voltage can be calculated as follows:

Forced Voltage at DUT = VOUT

 $VOUT = 4.5 \times VREF \times (DAC\_CODE/2^{16}) - (3.5 \times VREF \times (OFFSET\_DAC\_CODE/2^{16})) + DUTGND$ 

where:

 $\it VOUT$  is the voltage of the FIN DAC (see the DAC Levels section).




Figure 51. Forcing Voltage, Measuring Current

### **FORCE CURRENT (FI) MODE**

In force current (FI) mode, the voltage at the FIN DAC is converted to a current and is applied to the DUT. The feedback path is the measure current amplifier, feeding back the voltage measured across the sense resistor. MEASOUTx reflects the voltage measured across the DUT (see Figure 52).

For the suggested current ranges, the maximum voltage drop across the sense resistors is  $\pm 1$  V. However, to allow for error correction, there is some overrange available in the current ranges. The maximum full-scale voltage range that can be loaded to the FIN DAC is  $\pm 11.5$  V. The forced current can be calculated as follows:

 $FI = 4.5 \times VREF \times ((DAC\_CODE - 32,768)/2^{16})/(R_{SENSE} \times MI\_Amplifier\_Gain)$ 

where:

FI is the forced current.

*R*<sub>SENSE</sub> is the selected sense resistor.

*MI\_Amplifier\_Gain* is the gain of the measure current instrumentation amplifier. This gain can be set to 5 or 10 via the serial interface.

The I<sub>SENSE</sub> amplifier is biased by the offset DAC output voltage in such a way as to center the measure current output regardless of the voltage span used.

In the  $\pm 200~\mu A$  range with the 5 k $\Omega$  sense resistor and an  $I_{\text{SENSE}}$  gain of 10, the maximum current range possible is  $\pm 225~\mu A.$  Similarly, for the other current ranges, there is an overrange of 12.5% to allow for error correction.




Figure 52. Forcing Current, Measuring Voltage

## **SERIAL INTERFACE**

The AD5522 provides two high speed serial interfaces: an SPI-compatible interface operating at clock frequencies up to 50 MHz and an EIA-644-compliant LVDS interface. To minimize both the power consumption of the device and the on-chip digital noise, the serial interface powers up fully only when the device is being written to, that is, on the falling edge of  $\overline{\text{SYNC}}$ .

#### **SPI INTERFACE**

The serial interface operates from a 2.3 V to 5.25 V DVCC supply range. The SPI interface is selected when the SPI/LVDS pin is held low. It is controlled by four pins, as described in Table 15.

Table 15. Pins That Control the SPI Interface

Pin	Description
SYNC	Frame synchronization input
SDI	Serial data input pin
SCLK	Clocks data in and out of the device
SDO	Serial data output pin for data readback (weak SDO output driver, may require reduction in SCLK frequency to correctly readback, see Table 2)

#### LVDS INTERFACE

The LVDS interface uses the same input pins, with the same designations, as the SPI interface. In addition, four other pins are provided for the complementary signals needed for differential operation, as described in Table 16.

Table 16. Pins That Control the LVDS Interface

Pin	Description
SYNC	Differential frame synchronization signal
SYNC	Differential frame synchronization signal (complement)
SDI	Differential serial data input
SDI	Differential serial data input (complement)
SCLK	Differential serial clock input
SCLK	Differential serial clock input (complement)
SDO	Differential serial data output for data readback
SDO	Differential serial data output for data readback (complement)

### **SERIAL INTERFACE WRITE MODE**

The AD5522 allows writing of data via the serial interface to every register directly accessible to the serial interface, that is, all registers except the DAC registers.

The serial word is 29 bits long. The serial interface works with both a continuous and a burst (gated) serial clock. Serial data applied to SDI is clocked into the AD5522 by clock pulses applied to SCLK. The first falling edge of  $\overline{\text{SYNC}}$  starts the write cycle. At least 29 falling clock edges must be applied to SCLK to clock in 29 bits of data before  $\overline{\text{SYNC}}$  is taken high again.

The input register addressed is updated on the rising edge of  $\overline{\text{SYNC}}$ . For another serial transfer to take place,  $\overline{\text{SYNC}}$  must be taken low again.

### **RESET FUNCTION**

Bringing the level-sensitive  $\overline{RESET}$  line low resets the contents of all internal registers to their power-on reset state (see the Power-On Default section). This sequence takes approximately 600  $\mu$ s.  $\overline{BUSY}$  goes low for the duration, returning high when  $\overline{RESET}$  is brought high again and the initialization is complete. While  $\overline{BUSY}$  is low, all interfaces are disabled. When  $\overline{BUSY}$  returns high, normal operation resumes, and the status of the  $\overline{RESET}$  pin is ignored until it goes low again. The SDO output is high impedance during a power-on reset or a  $\overline{RESET}$ . Power-on reset functions the same way as  $\overline{RESET}$ .

## **BUSY AND LOAD FUNCTIONS**

The  $\overline{BUSY}$  pin is an open-drain output that indicates the status of the AD5522 interface. When writing to any register,  $\overline{BUSY}$  goes low and stays low until the command completes.

A write operation to a DAC register drives the  $\overline{BUSY}$  signal low for longer than a write to a PMU or system control register. For DACs, the value of the internal cached (X2) data is calculated and stored each time that the user writes new data to the corresponding X1 register. During the calculation and writing of X2, the  $\overline{BUSY}$  output is driven low. While  $\overline{BUSY}$  is low, the user can continue writing new data to the X1, M, or C register, but no DAC output updates can take place (applies to single channel writes).

X2 values are stored and held until a PMU word is written that calls the appropriate cached X2 register. Only then is a DAC output updated.

The  $\overline{BUSY}$  pin is bidirectional and has a 50 k $\Omega$  internal pull-up resistor. When multiple AD5522 devices are used in one system, the  $\overline{BUSY}$  pins can be tied together. This is useful when it is required that no DAC or PMU in any device be updated until all others are ready to be updated. When each device finishes updating its X2 registers, it releases the  $\overline{BUSY}$  pin. If another device has not finished updating its X2 registers, it holds  $\overline{BUSY}$  low, thus delaying the effect of  $\overline{LOAD}$  going low.

Because there is only one calibration engine shared among four channels, the task of calculating X2 values must be done sequentially, so that the length of the  $\overline{BUSY}$  pulse varies according to the number of channels being updated. Following multiple channel updates, subsequent writes to single or multiple X1 registers should either be timed or should wait until  $\overline{BUSY}$  returns high (see Figure 53). If subsequent X1 writes are

presented before the calibration engine completes the first stage of the last Channel X2 calculation, data may be lost.

For other writes, (PMU, system control registers, and so forth), the write command should not be completed ( $\overline{SYNC}$  returning high) until  $\overline{BUSY}$  returns high. This is necessary to ensure that calibration data is not lost and that the calibration data is not corrupted.

Table 17. BUSY Pulse Widths

Action	BUSY Pulse Width <sup>1</sup>
Loading Data to PMU, System Control Register, or Readback	0.27 μs maximum
Loading X1 to 1 PMU DAC Channel	1.5 μs maximum
Loading X1 to 2 PMU DAC Channels	2.1 µs maximum
Loading X1 to 3 PMU DAC Channels	2.7 µs maximum
Loading X1 to 4 PMU DAC Channels	3.3 µs maximum

<sup>&</sup>lt;sup>1</sup>  $\overline{\text{BUSY}}$  pulse width = ((number of channels + 1) × 600 ns) + 300 ns.

BUSY also goes low during a power-on reset and when a falling edge is detected on the RESET pin.




Figure 53. Multiple Writes to DAC X1 Registers

Writing data to the system control register, the PMU control register, the M register, or the C register does not involve the digital calibration engine, thus speeding up configuration of the device on power-on, but care should be taken not to issue these commands while  $\overline{BUSY}$  is low as previously described.

#### **REGISTER UPDATE RATES**

The value of the X2 register is calculated each time the user writes new data to the corresponding X1 register. The calculation is performed in a three-stage process. The first two stages take approximately 600 ns each, and the third stage takes approximately 300 ns. When the write to the X1 register is complete, the calculation process begins. If the write operation involves the update of a single DAC channel, the user is free to write to another X1 register, provided that the write operation does not finish ( $\overline{\text{SYNC}}$  returns high) until after the first-stage calculation is complete, that is, 600 ns after the completion of the first write operation.




Figure 54. Multiple Single Channel Writes Engaging the Calibration Engine

#### REGISTER SELECTION

The serial word assignment consists of 29 bits. Bit 28 to Bit 22 are common to all registers, whether writing to or reading from the device. The PMU3 to PMU0 data bits (Bit 27 to Bit 24) address each PMU channel (or associated DAC register). When the PMU3 to PMU0 bits are all zeros, the system control register is addressed.

The mode bits, MODE0 and MODE1, address the different sets of DAC registers and the PMU register.

**Table 18. Mode Bits** 

B23 MODE1	B22 MODE0	Action
0	0	Write to the system control register or the PMU register
0	1	Write to the DAC gain (M) register
1	0	Write to the DAC offset (C) register
1	1	Write to the DAC input data (X1) register

## Readback Control, RD/WR

Setting the RD/ $\overline{\text{WR}}$  bit (Bit 28) high initiates a readback sequence of the PMU, alarm status, comparator status, system control, or DAC register, as determined by the address bits.

### PMU Address Bits: PMU3, PMU2, PMU1, PMU0

The PMU3 to PMU0 data bits (Bit 27 to Bit 24) address each PMU channel on chip. These bits allow individual control of each PMU channel or any combination of channels, in addition to multichannel programming. PMU bits also allow access to write registers such as the system control register and the DAC registers, in addition to reading from all the registers (see Table 19).

### NOP (No Operation)

If an NOP (no operation) command is loaded, no change is made to DAC or PMU registers. This code is useful when performing a readback of a register within the device (via the SDO pin) where a change of DAC code or PMU function may not be required.

### **Reserved Commands**

Any bit combination that is not described in the register address tables for the PMU, DAC, and system control registers indicates a reserved command. These commands are unassigned and are reserved for factory use. To ensure correct operation of the device, do not use reserved commands.

All codes not explicitly referenced in this table are reserved and should not be used (see Table 28).

Table 19. Read and Write Functions of the AD5522

B28	B27	B26	B25	B24	B23	B22	B21 to B0	Selec	ted Cha	nnel	
RD/WR	PMU3	PMU2	PMU1	PMU0	MODE1	MODE0	Data bits	CH3	CH2	CH1	CH0
Write Fur	nctions				•	•		•			
0	0	0	0	0	0	0	Data bits		to syste		
								_	er (see T	Table 22	2)
0	0	0	0	0	0	1	Data bits	Reser			
0	0	0	0	0	1	0	Data bits	Reser			
0	0	0	0	0	1	1	All ones		no opei	ration)	
0	0	0	0	0	1	1	Data bits other than all ones	Reser	/ed		
Write Ad					1				1	1	1
0	0	0	0	1	Select DA		Address and data bits				CH0
0	0	0	1	0	PMU regi (see Table					CH1	
0	0	0	1	1	(See Table	= 10)				CH1	CH0
0	0	1	0	0					CH2		
0	0	1	0	1					CH2		CH0
0	0	1	1	0					CH2	CH1	
0	0	1	1	1					CH2	CH1	CH0
0	1	0	0	0				CH3			
0	1	0	0	1				CH3			CH0
0	1	0	1	0				CH3		CH1	
0	1	0	1	1				CH3		CH1	CH0
0	1	1	0	0				CH3	CH2		
0	1	1	0	1				CH3	CH2		CH0
0	1	1	1	0				CH3	CH2	CH1	
0	1	1	1	1				CH3	CH2	CH1	CH0
Read Fun			1	1	1						
1	0	0	0	0	0	0	All zeros		rom sy	stem co	ntrol
								regist			
1	0	0	0	0	0	1	All zeros		rom co registe		or
1	0	0	0	0	1	0	x	Reserv	_	ı	
1	0	0	0	0		1	All zeros		rom ala	rm ctat	
	0	U	0	0	'		All Zelos	regist		IIIII Stat	.us
Read Add	dressed D	AC or PM	U Registe	er (Only O	ne PMU or	DAC Registe	L er Can Be Read at One Time)	1 3.01	-		
1	0	0	0	1	Select PM		All zeros if reading PMU registers;				CH0
1	0	0	1	0	DAC regis		DAC address plus all zeros if reading a			CH1	50
1	0	1	0	0	(see Table		DAC register DAC address (see Table 28)		CH2		
-	1	0	0	0	1			CH3			

## WRITE SYSTEM CONTROL REGISTER

The system control register is accessed when the PMU channel address bits (PMU3 to PMU0) and the mode bits (MODE1 and MODE0) are all zeros. This register allows quick setup of various functions in the device. The system control register operates on a per-device basis.

Table 20. System Control Register Bits—Bit B28 to Bit B15

B28	B27	B26	B25	B24	B23	B22	B21	B20	B19	B18	B17	B16	B15
RD/WR	PMU3	PMU2	PMU1	PMU0	MODE1	MODE0	CL3	CL2	CL1	CL0	CPOLH3	CPOLH2	CPOLH1

Table 21. System Control Register Bits—Bit B14 to Bit B0

B14	B13	B12	B11	B10	B9	B8	B7	B6	B5	B4	В3	B2	B1 <sup>1</sup>	BO <sup>1</sup>
CPOLH0	CPBIASEN	DUTGND/CH	GUARD ALM	CLAMP ALM	INT10K	GUARD EN	GAIN1	GAIN0	TMP ENABLE	TMP1	TMP0	LATCHED	0	0

<sup>&</sup>lt;sup>1</sup> Bit B1 and Bit B0 are unused data bits.

**Table 22. System Control Register Functions** 

Bit	Bit Name	Description
28 (MSB)	RD/WR	When low, a write function takes place to the selected register; setting the RD/WR bit high initiates a readback sequence of the PMU, alarm status, comparator status, system control, or DAC register, as determined by the address bits.
27	PMU3	Set Bit PMU3 to Bit PMU0 to 0 to address the system control register.
26	PMU2	
25	PMU1	
24	PMU0	
23	MODE1	Set the MODE1 and MODE0 bits to 0 to address the system control register.
22	MODE0	
System Co	ntrol Register S <sub>l</sub>	pecific Bits
21	CL3	Current clamp enable. Bit CL3 to Bit CL0 enable and disable the current clamp function per channel (0 = disable;
20	CL2	1 = enable). The clamp enable function is also available in the PMU register on a per-channel basis. This dual
19	CL1	functionality allows flexible enabling or disabling of this function. When reading back information about the
18	CL0	status of the current clamp enable function, the data that was most recently written to the current clamp register is available in the readback word from either the PMU register or the system control register.
17	CPOLH3	Comparator output enable. By default, the comparator outputs are high-Z on power-on. A 1 in each bit position
16	CPOLH2	enables the comparator output for the selected channel. Bit 13 (CPBIASEN) must be enabled to power on the
15	CPOLH1	comparator functions. The comparator enable function is also available in the PMU register on a per-channel
14	CPOLH0	basis. This dual functionality allows flexible enabling or disabling of this function. When reading back information about the status of the comparator enable function, the data that was most recently written to the comparator status register is available in the readback word from either the PMU register or the system control register.
13	CPBIASEN	Comparator enable. By default, the comparators are powered down when the device is powered on. To enable the comparator function for all channels, write a 1 to this bit. A 0 disables the comparators and shuts them down. The comparator output enable bits (CPOLHx, Bit 17 to Bit 14) allow the user to turn on each comparator output individually, enabling busing of comparator outputs.
12	DUTGND/CH	DUTGND per channel enable. The GUARDINx/DUTGNDx pins are shared pins that can be configured to enable a DUTGND per PMU channel or a guard input per PMU channel. Setting this bit to 1 enables DUTGND per channel. In this mode, the pin functions as a DUTGND pin on a per-channel basis. The guard inputs are disconnected from this pin and instead are connected directly to the MEASVHx line by an internal connection. The default power-on condition is GUARDINx.
11	GUARD ALM	Clamp and guard alarm functions share one open-drain alarm pin (CGALM). By default, the CGALM pin is
10	CLAMP ALM	disabled. The GUARD ALM and CLAMP ALM bits allow the user to choose whether clamp alarm information, guard alarm information, or both sets of alarm information are flagged by the CGALM pin. Set high to enable either alarm function.
9	INT10K	Internal sense short. Setting this bit high allows the user to connect an internal sense short resistor of $10 \text{ k}\Omega$ (4 k $\Omega$ + 2 k $\Omega$ switch + 4 k $\Omega$ ) between the FOHx and the MEASVHx lines (SW7 is closed). Setting this bit high also closes SW15, allowing the user to connect another $10 \text{ k}\Omega$ resistor between DUTGND and AGND.
8	GUARD EN	Guard enable. The guard amplifier is disabled on power-on; to enable the guard amplifier, set this bit to 1. If the guard function is not in use, disabling it saves power (typically 400 µA per channel).

Bit	Bit Name	Description	•									
7 6	GAIN1 GAIN0	ments, which in with the defaul MEASOUT range	ncludes some It offset DAC ge can be an Ilows the use	e overran Setting, asymme	nge to allow for offset correction. The but changes for other offset DAC se etrical bipolar voltage range. GAIN1 =	e span for voltage and current measure- nominal output voltage range is ±11.25 V ttings when GAIN1 = 0. Therefore, the = 1 enables a unipolar output voltage range ADC. See Table 10 and Table 11						
		MEASOUT Measure			Output Voltage Range for V	REF = 5 V, Offset DAC = 0xA492						
		Function	Current G	iain	GAIN1 = 0, MEASOUT Gain = 1	GAIN1 = 1, MEASOUT Gain = 0.2						
		MV MI	5 or 10		±V <sub>DUT</sub> (up to 11.25 V)	0 V to (4.5 × VREF)/5						
		GAIN0 = 0	10		$\pm V_{RSENSE} \times 10 = up \text{ to } \pm 11.25 \text{ V}$	0 V to 4.5 V						
		GAIN0 = 1	5		$\pm V_{RSENSE} \times 5 = up \text{ to } \pm 5.625 \text{ V}$	0 V to 2.25 V						
5	TMP ENABLE	shutdown is en	Thermal shutdown feature. To disable the thermal shutdown feature, set the TMP ENABLE bit to 0 (there shutdown is enabled by default).  The TMP1 and TMP0 bits allow the user to program the temperature that triggers thermal shutdown.									
3	TMP0											
		TMP ENABLE	TMP1	тмро	Action							
			TMP1	TMP0	Action Thermal shutdown disabled							
		ENABLE										
		ENABLE	X	X	Thermal shutdown disabled Thermal shutdown enabled	ature of 130°C (power-on default)						
		ENABLE	X	X	Thermal shutdown disabled Thermal shutdown enabled	•						
		ENABLE	X X 0	X	Thermal shutdown disabled Thermal shutdown enabled Shutdown at junction tempera	ature of 120°C						
		ENABLE	X X 0 0	X X 0 1	Thermal shutdown disabled Thermal shutdown enabled Shutdown at junction tempera	ature of 120°C ature of 110°C						
2	LATCHED	ENABLE  0 1 1 1 1 1 Configure the CCGALM alarm C	X X 0 0 1 1 ppen-drain poutput as a li	X X 0 1 0 1 coin (CGAI	Thermal shutdown disabled Thermal shutdown enabled Shutdown at junction tempera Shutdown at junction tempera Shutdown at junction tempera Shutdown at junction tempera	ature of 120°C ature of 110°C						
2	LATCHED 0	ENABLE  0 1 1 1 1 1 Configure the CCGALM alarm C	X X 0 0 1 1 popen-drain poutput as a lappower-on co	X X 0 1 0 1 coin (CGAI	Thermal shutdown disabled Thermal shutdown enabled Shutdown at junction tempera Shutdown at junction tempera Shutdown at junction tempera Shutdown at junction tempera LM) as a latched or unlatched output utput, allowing it to drive a controlle	ature of 120°C ature of 110°C ature of 100°C pin. When high, this bit configures the						

### **WRITE PMU REGISTER**

To address PMU functions, set the MODE1 and MODE0 bits to 0. This setting selects the PMU register (see Table 18 and Table 19). The AD5522 has very flexible addressing, which allows writing of data to a single PMU channel, any

combination of PMU channels, or all PMU channels. This functionality enables multipin broadcasting to similar pins on a DUT. Bit 27 to Bit 24 select the PMU or group of PMUs that is addressed.

Table 23. PMU Register Bits—Bit B28 to Bit B15

B28		B27	B26	B25	B24	B23	B22	B21	B20	B19	B18 <sup>1</sup>	B17	B16	B15
RD/W	/R	PMU3	PMU2	PMU1	PMU0	MODE1	MODE0	CH EN	FORCE1	FORCE0	0	C2	C1	C0

<sup>&</sup>lt;sup>1</sup> Bit B18 is reserved.

Table 24. PMU Register Bits—Bit B14 to Bit B0

B14	B13	B12	B11	B10	В9	B8	B7	B6	B5 <sup>1</sup>	B4 <sup>1</sup>	B3 <sup>1</sup>	B2 <sup>1</sup>	B1 <sup>1</sup>	B0 <sup>1</sup>
MEAS1	MEAS0	FIN	SF0	SS0	CL	CPOLH	COMPAREV/I	CLEAR	0	0	0	0	0	0

<sup>&</sup>lt;sup>1</sup> Bit B5 to Bit B0 are unused data bits.

**Table 25. PMU Register Functions** 

Bit	Bit Name	Descriptio	Description								
28 (MSB)	RD/WR	sequence of address bit	of the PMU, s.	alarm status, o	ace to the selected register; setting the RD/WR bit high initiates a readback comparator status, system control, or DAC register, as determined by the						
27	PMU3				PMU channel in the device. These bits allow control of an individual PMU						
26	PMU2	channel or	any combii	nation of chan	nels, in addition to multichannel programming. See Table 19.						
25	PMU1										
24	PMU0										
23	MODE1	Set the MO	DE1 and M	ODE0 bits to 0	to access the PMU register selected by the PMU3 to PMU0 bits (Bit 27 to						
22	MODE0	Bit 24).									
PMU Regis	ter Specific Bit	:S									
21	CH EN	channel or determined	annel enable. Set high to enable the selected channel or group of channels; set low to disable the selected annel or channels. When disabled, SW2 is closed and SW5 is open (outputs are high-Z). The measure mode is termined by the MEAS1 and MEAS0 bits at all times and is not affected by the CH EN bit. The guard amplifi If the comparators are not affected by this bit.								
20	FORCE1	The FORCE	ORCE1 and FORCE0 bits set the force function for each PMU channel (in association with the PMUx bi								
19	FORCE0	and curren	t) modes al de, with the	low the user to PMU high-Z,	asuring (using the MEAS1 and MEAS0 bits) are available. The high-Z (voltage o optimize glitch response during mode changes. While in high-Z voltage or new X1 codes loaded to the FIN DAC register and to the clamp DAC register ter, and loaded directly to the DAC outputs.						
		FORCE1	FOF	RCE0	Action						
		0	0		FV and current clamp (if clamp is enabled)						
		0	1		FI and voltage clamp (if clamp is enabled)						
		1	0		High-Z FOHx voltage (preload FIN DAC and clamp DAC)						
		1	1		High-Z FOHx current (preload FIN DAC and clamp DAC)						
18	Reserved	0									
17	C2	Bit C2 to Bi	t C0 specify	the required	current range. High-Z FV/FI commands ignore the current range address						
16	C1	bits (C2, C1 for a PMU o	, and C0); tl	nerefore, these	e bit combinations cannot be used to enable or disable the force function						
15	C0	C2	C1	CO	Selected Current Range						
		0	0	0	±5 μA current range						
		0	0	1	±20 μA current range						
		0	1	0	±200 μA current range						
		0	1	1	±2 mA current range (default)						
		1	0	0	± external current range						
		1	0	1	Disable the always on mode for the external current range buffer <sup>1</sup>						
		1	1	0	Enable the always on mode for the external current range buffer <sup>2</sup>						
	1	1	1 1 Reserved								

Bit	Bit Name	Description	on					
14	MEAS1				cify the required measure mode, allowing the MEASOUTx line to be disabled,			
13	MEAS0	connected	d to the	temperature se	ensor, or enabled for measurement of current or voltage.			
		MEAS1		MEAS0	Action			
		0		0	MEASOUTx is connected to I <sub>SENSE</sub>			
		0		1	MEASOUTx is connected to V <sub>SENSE</sub>			
		1		0	MEASOUTx is connected to the temperature sensor			
		1		1	MEASOUTx is high-Z (SW12 open)			
12	FIN				ce input (FIN) amplifier.			
					witched to GND.			
11	SF0				onnected to the FIN DAC output.			
11 10	SS0	DUT. The c	channe	I to which the s	switching of system force and sense lines to the force and sense paths at the ystem force and system sense lines are connected is set by the PMU3 to PMU0			
		bits. For co			one PMU channel should be connected to the SYS_FORCE and SYS_SENSE			
		<u> </u>	SSO	Action				
		0 (	0	SYS_FORCE a	and SYS_SENSE are high-Z for the selected channel			
		0 1	1		s high-Z and SYS_SENSE is connected to MEASVHx for the selected channels			
		1 (	0	SYS_FORCE is	s connected to FOHx and SYS_SENSE is high-Z for the selected channel			
		1 1	1	SYS_FORCE is	s connected to FOHx and SYS_SENSE is connected to MEASVHx for the selected			
				channel				
9	CL				oit. A logic high enables the clamp function for the selected PMU. The current ailable in the system control register. This dual functionality allows flexible			
					ction. When reading back information about the status of the current clamp			
					el basis, the data that was most recently written to the current clamp register is			
		available i	n the re	eadback word f	rom either the PMU register or the system control register.			
8	CPOLH				y default, the comparator outputs are high-Z on power-on. A logic high enables			
					elected PMU. The comparator function CPBIASEN (Bit 13 in the system control omparator output enable function is also available in the system control register.			
					rible enabling or disabling of this function. When reading back information about			
		the status	of the	comparator ena	able function, the data that was most recently written to the comparator status			
					ack word from either the PMU register or the system control register.			
7	COMPARE V/I	A logic hig	gh selec	cts the compare	e voltage function; a logic low selects the compare current function.			
6	CLEAR		To clear or reset a latched alarm bit and pin (temperature, guard, or clamp), write a 1 to this bit. This bit applies					
	Herrond		to latched alarm conditions (clamp and guard) on all four PMU channels.					
5	Unused	Unused bi	Unused bits. Set to 0.					
4								
3 2								
1								
0 (LSB)								
O (LSD)								

<sup>&</sup>lt;sup>1</sup>Writing 101 in Bit 17 to Bit 15 disables the always on mode for the external current range buffer. Use with FV mode (FORCE1 = FORCE0 = 0) only. To complete the disabling of the always on mode, the PMU channel is placed into high-Z mode and the external current range buffer is returned to its default operation (off).

<sup>&</sup>lt;sup>2</sup> Writing 110 in Bit 17 to Bit 15 places the external current range buffer into always on mode. In this mode, the buffer is always active with no regard to the selected current range. The always on mode is intended for use where an external high current stage is being used for a current drive in excess of ±80 mA; having the internal stage always on should help to eliminate timing concerns when transitioning between this current range and other ranges. When first enabling the always on mode, use it in conjunction with FV mode (FORCE1 = FORCE0 = 0); the device now enables the external current range buffer. The 110 code also places the device into high-Z mode (recessary to complete the enabling function). To return to an FV or FI operating mode, select the appropriate mode and current range. The external range sense resistor is connected to an MI circuit only when the external current range address is selected (C2 to C0 are set to 100). The default operation at power-on is disabled (or off).

## **WRITE DAC REGISTER**

The DAC input, gain, and offset registers are addressed through a combination of PMU bits (Bit 27 to Bit 24) and mode bits (Bit 23 and Bit 22). Bit A5 to Bit A0 address each DAC level on chip. Bit D15 to Bit D0 are the DAC data bits used when writing to these registers. The PMU address bits allow addressing of a particular DAC for any combination of PMU channels.

**Table 26. DAC Register Bits** 

B28	B27	B26	B25	B24	B23	B22	B21	B20	B19	B18	B17	B16	B15 to B0
RD/WR	PMU3	PMU2	PMU1	PMU0	MODE1	MODE0	A5	A4	A3	A2	A1	A0	Data Bits[D15 (MSB):D0 (LSB)]

**Table 27. DAC Register Functions** 

Bit	Bit Name	Description	on	
28 (MSB)	RD/WR	initiates a	readback sequ	rite function takes place to the selected register; setting the RD/WR bit high uence of the PMU, alarm status, comparator status, system control, or DAC by the address bits.
27	PMU3	Bit PMU3 t	o Bit PMU0 ac	ddress each PMU and DAC channel in the device. These bits allow control of
26	PMU2	each indivi	dual DAC chai	nnel or any combination of channels, in addition to multichannel programming
25	PMU1			
24	PMU0			
23	MODE1	The MODE	1 and MODE	bits allow addressing of the DAC gain (M), offset (C), or input (X1) register.
22	MODE0	MODE1	MODE0	Action
		0	0	Write to the system control register or the PMU register
		0	1	Write to the DAC gain (M) register
		1	0	Write to the DAC offset (C) register
		1	1	Write to the DAC input data (X1) register
DAC Regist	er Specific Bits			
21	A5	DAC addre	ess bits. The A	5 to A3 bits select the register set that is addressed. See the DAC Addressing
20	A4	section.		
19	A3			
18	A2	DAC addre	ss bits. The A2	2 to A0 bits select the DAC that is addressed. See the DAC Addressing section.
17	A1			
16	A0			
15 to 0	D15 (MSB) to D0 (LSB)	16 DAC da	ta bits.	

#### **DAC Addressing**

For the FIN and comparator (CPH and CPL) DACs, there is a set of X1, M, and C registers for each current range, and one set for the voltage range; for the clamp DACs (CLL and CLH), there are only two sets of X1, M, and C registers.

When calibrating the device, the M and C registers allow volatile storage of gain and offset coefficients. Calculation of the corresponding DAC X2 register occurs only when the X1 data is loaded (no internal calculation occurs on M or C updates).

There is one offset DAC for all four channels in the device that is addressed using the PMUx bits. The offset DAC has only an input register associated with it; no M or C registers are associated with this DAC. When writing to the offset DAC, set the

MODE1 and MODE0 bits high to address the DAC input register (X1).

The same address table is also used for readback of a particular DAC address.

Note that CLL is clamp level low and CLH is clamp level high.

- When forcing a voltage, the current clamps are engaged; therefore, both the CLL current ranges register set and the CLH current ranges register set are loaded to the clamp DACs.
- When forcing a current, the voltage clamps are engaged; therefore, both the CLL voltage range register set and the CLH voltage range register set are loaded to the clamp DACs.

All codes not explicitly referenced in this table are reserved and should not be used.

Table 28. DAC Register Addressing

A5	A4	А3	A2	A1	AO	MODE1	MODE0	Register Set	Addressed Register
0	0	0	0	0	0	1	1		Offset DAC X
0	0	1	0	0	0	0	1	±5 μA current range	FIN M
						1	0		FIN C
						1	1		FIN X1
0	0	1	0	0	1	0	1	±20 μA current range	FIN M
						1	0		FIN C
						1	1		FIN X1
0	0	1	0	1	0	0	1	±200 μA current range	FIN M
						1	0		FIN C
						1	1		FIN X1
0	0	1	0	1	1	0	1	±2 mA current range	FIN M
						1	0		FIN C
						1	1		FIN X1
0	0	1	1	0	0	0	1	±external current range	FIN M
						1	0		FIN C
						1	1		FIN X1
0	0	1	1	0	1	0	1	Voltage range	FIN M
						1	0		FIN C
						1	1		FIN X1
0	1	0	1	0	0	0	1	Current ranges	CLL M
						1	0		CLL C
						1	1		CLL X1 <sup>1</sup>
0	1	0	1	0	1	0	1	Voltage range	CLL M
						1	0		CLL C
						1	1		CLL X1 <sup>1</sup>
0	1	1	1	0	0	0	1	Current ranges	CLH M
						1	0		CLH C
						1	1		CLH X1 <sup>2</sup>
0	1	1	1	0	1	0	1	Voltage range	CLH M
						1	0		CLH C
						1	1		CLH X1 <sup>2</sup>
1	0	0	0	0	0	0	1	±5 μA current range	CPL M
						1	0		CPL C
						1	1		CPL X1

A5	A4	А3	A2	A1	AO	MODE1	MODE0	Register Set	Addressed Register
1	0	0	0	0	1	0	1	±20 μA current range	CPL M
						1	0		CPL C
						1	1		CPL X1
1	0	0	0	1	0	0	1	±200 μA current range	CPL M
						1	0		CPL C
						1	1		CPL X1
1	0	0	0	1	1	0	1	±2 mA current range	CPL M
						1	0		CPL C
						1	1		CPL X1
1	0	0	1	0	0	0	1	± external current range	CPL M
						1	0		CPL C
						1	1		CPL X1
1	0	0	1	0	1	0	1	Voltage range	CPL M
						1	0		CPL C
						1	1		CPL X1
1	0	1	0	0	0	0	1	±5 μA current range	CPH M
						1	0		CPH C
						1	1		CPH X1
1	0	1	0	0	1	0	1	±20 μA current range	CPH M
						1	0		CPH C
						1	1		CPH X1
1	0	1	0	1	0	0	1	±200 μA current range	CPH M
						1	0		CPH C
						1	1		CPH X1
1	0	1	0	1	1	0	1	±2 mA current range	CPH M
						1	0	_	CPH C
						1	1		CPH X1
1	0	1	1	0	0	0	1	±external current range	CPH M
						1	0		CPH C
						1	1		CPH X1
1	0	1	1	0	1	0	1	Voltage range	CPH M
						1	0		CPH C
						1	1		CPH X1

 $<sup>^{\</sup>rm 1}$  CLL should be within the range of 0x0 to 0x7FFF.  $^{\rm 2}$  CLH should be within the range of 0x8000 to 0xFFFF.

#### **READ REGISTERS**

Readback of all the registers in the device is possible via the SPI and the LVDS interfaces. To read data from a register, it is first necessary to write a readback command to tell the device which register is required for readback. See Table 29 to address the appropriate channel.

When the required channel is addressed, the device loads the 24-bit readback data into the MSB positions of the 29-bit serial shift register (the 5 LSBs are filled with zeros). SCLK rising edges clock this readback data out on SDO (framed by the  $\overline{\text{SYNC}}$  signal).

A minimum of 24 clock rising edges is required to shift the readback data out of the shift register. If writing a 24-bit word to shift data out of the device, the user must ensure that the 24-bit write is effectively an NOP (no operation) command. The last five bits in the shift register are always 00000: these five bits become the MSBs of the shift register when the 24-bit write is loaded. To ensure that the device receives an NOP command as described in Table 19, the recommended flush command is 0xFFFFFF; thus, no change is made to any register in the device.

Readback data can also be shifted out by writing another 29-bit write or read command. If writing a 29-bit command, the readback data is MSB data available on SDO, followed by 00000.

Table 29. Read Functions of the AD5522

B28	B27	B26	B25	B24	B23	B22	B21 to B0		Selecte	ed Channel	
RD/WR	PMU3	PMU2	PMU1	PMU0	MODE1	MODE0	Data bits	CH3	CH2	CH1	CH0
Read Fun	ctions	•	•	•		•	•		•	•	
1	0	0	0	0	0	0	All zeros	Read from	n system co	ontrol registe	er
1	0	0	0	0	0	1	All zeros	Read from	n compara	tor status reg	gister
1	0	0	0	0	1	0	X	Reserved	l		
1	0	0	0	0	1	1	All zeros	Read from	m alarm sta	tus register	
Read Add	dressed PM	U Register	(Only One	PMU Reg	ister Can Be	Read at One	Time)				
1	0	0	0	1	0	0	All zeros				CH0
1	0	0	1	0	0	0				CH1	
1	0	1	0	0	0	0			CH2		
1	1	0	0	0	0	0		CH3			
Read Add	dressed DA	C M Regist	er (Only O	ne DAC Re	gister Can B	e Read at Or	ne Time)				
1	0	0	0	1	0	1	DAC address				CH0
1	0	0	1	0	0	1	(see Table 28)			CH1	
1	0	1	0	0	0	1			CH2		
1	1	0	0	0	0	1		CH3			
Read Add	dressed DA	C C Registe	er (Only Or	ne DAC Re	gister Can Be	e Read at On	e Time)			•	
1	0	0	0	1	1	0	DAC address				CH0
1	0	0	1	0	1	0	(see Table 28)			CH1	
1	0	1	0	0	1	0			CH2		
1	1	0	0	0	1	0		CH3			
Read Add	dressed DA	C X1 Regis	ter (Only C	One DAC R	egister Can E	Be Read at O	ne Time)				•
1	0	0	0	1	1	1	DAC address				CH0
1	0	0	1	0	1	1	(see Table 28)			CH1	
1	0	1	0	0	1	1			CH2		
1	1	0	0	0	1	1		CH3			

## **READBACK OF SYSTEM CONTROL REGISTER**

The system control register readback function is a 24-bit word. Mode and system control register data bits are shown in Table 30.

**Table 30. System Control Register Readback** 

Bit	Bit Name	Description
23 (MSB)	MODE1	Set the MODE1 and MODE0 bits to 0 to address the system control register.
22	MODE0	
System Con	trol Register Specif	ic Readback Bits
21	CL3	Read back the status of the individual current clamp enable bits.
20	CL2	0 = clamp is disabled.
19	CL1	1 = clamp is enabled.
18	CL0	When reading back information about the status of the clamp enable function, the data that was most recently written to the current clamp register from either the system control register or the PMU register is available in the readback word.
17	CPOLH3	Read back information about the status of the comparator output enable bits.
16	CPOLH2	1 = PMU comparator output is enabled.
15	CPOLH1	0 = PMU comparator output is disabled.
14	CPOLH0	When reading back information about the status of the comparator output enable function, the data that was most recently written to the comparator status register from either the system control register or the PMU register is available in the readback word.
13	CPBIASEN	This readback bit indicates the status of the comparator enable function.  1 = comparator function is enabled.  0 = comparator function is disabled.
12	DUTGND/CH	DUTGND per channel enable.  1 = DUTGND per channel is enabled.  0 = individual guard inputs are available per channel.
11	GUARD ALM	These bits provide information about which of these alarm bits trigger the CGALM pin.
10	CLAMP ALM	<ul><li>1 = guard/clamp alarm is enabled.</li><li>0 = guard/clamp alarm is disabled.</li></ul>
9	INT10K	If this bit is high, the internal 10 k $\Omega$ resistor (SW7) is connected between FOHx and MEASVHx, and between DUTGND and AGND. If this bit is low, SW7 is open.
8	GUARD EN	Read back the status of the guard amplifiers. If this bit is high, the amplifiers are enabled.
7	GAIN1	Status of the selected MEASOUTx output range. See Table 10 and Table 11.
6	GAIN0	
5	TMP ENABLE	Read back the status of the thermal shutdown function.
4	TMP1	0XX = thermal shutdown disabled.
3	TMP0	100 = thermal shutdown enabled at junction temperature of 130°C (power-on default). 101 = thermal shutdown enabled at junction temperature of 120°C. 110 = thermal shutdown enabled at junction temperature of 110°C. 111 = thermal shutdown enabled at junction temperature of 100°C.
2	LATCHED	This bit indicates the status of the open-drain alarm outputs, TMPALM and CGALM.  1 = open-drain alarm outputs are latched.  0 = open-drain alarm outputs are unlatched.
1 0 (LSB)	Unused readback bits	Loads with zeros.

## **READBACK OF PMU REGISTER**

The PMU register readback function is a 24-bit word that includes the mode and PMU data bits. Only one PMU register can be read back at any one time.

Table 31. PMU Register Readback

Bit	Bit Name	Description
23 (MSB)	MODE1	Set the MODE1 and MODE0 bits to 0 to access the selected PMU register.
22	MODE0	
PMU Register	Specific Bits	
21	CH EN	Channel enable. If this bit is high, the selected channel is enabled; if this bit is low, the channel is disabled.
20	FORCE1	These bits indicate which force mode the selected channel is in.
19	FORCE0	00 = FV and current clamp (if clamp is enabled).
		01 = Fl and voltage clamp (if clamp is enabled).
		10 = high-Z FOHx voltage. 11 = high-Z FOHx current.
18	Reserved	0
17	C2	These three bits indicate which forced or measured current range is set for the selected channel. See
16	C1	Table 25.
15	CO	
14	MEAS1	These bits indicate which measure mode is selected: voltage, current, temperature sensor, or high-Z.
13	MEAS0	00 = MEASOUTx is connected to I <sub>SENSE</sub> .
15	MEASO	$01 = MEASOUTx$ is connected to $V_{SENSE}$ .
		10 = MEASOUTx is connected to the temperature sensor.
		11 = MEASOUTx is high-Z (SW12 open).
12	FIN	This bit shows the status of the force input (FIN) amplifier.
		0 = input of the force amplifier switched to GND.  1 = input of the force amplifier connected to the FIN DAC output.
11	SF0	The system force and sense lines can be connected to any of the four PMU channels. These bits indicate
10	SS0	whether the system force and sense lines are switched in. See Table 25.
9	CL	Read back the status of the individual current clamp enable bits.
,	CL	1 = clamp is enabled on this channel.
		0 = clamp is disabled on this channel.
		When reading back information about the status of the current clamp enable function, the data that
		was most recently written to the current clamp register from either the system control register or the
0	CDOLLI	PMU register is available in the readback word.
8	CPOLH	Read back the status of the comparator output enable bit.  1 = PMU comparator output is enabled.
		0 = PMU comparator output is disabled.
		When reading back information about the status of the comparator output enable function, the data
		that was most recently written to the comparator register from either the system control register or the
		PMU register is available in the readback word.
7	COMPARE V/I	1 = compare voltage function is enabled on the selected channel.
	ITM DALLA	0 = compare current function is enabled on the selected channel.
6	LTMPALM	TMPALM corresponds to the open-drain TMPALM output pin that flags a temperature event exceeding
5	TMPALM	the default or user programmed level. The temperature alarm is a per-device alarm; the latched (ITMPALM) and unlatched (ITMPALM) bits indicate whether a temperature event occurred and whether
		the alarm still exists (that is, whether the junction temperature still exceeds the programmed alarm
		level). To reset an alarm event, the user must write a 1 to the clear bit (Bit 6) in the PMU register.
4 to 0 (LSB)	Unused	Loads with zeros.
	readback bits	

## **READBACK OF COMPARATOR STATUS REGISTER**

The comparator status register is a read-only register that provides access to the output status of each comparator pin on the chip. Table 32 shows the format of the comparator register readback word.

Table 32. Comparator Status Register (Read-Only)

Bit	Bit Name	Description
23 (MSB)	MODE1	0
22	MODE0	1
Comparator Sta	atus Register Spec	ific Bits
21	CPOL0	Comparator output conditions per channel corresponding to the comparator output pins.
20	СРОН0	1 = PMU comparator output is high.
19	CPOL1	0 = PMU comparator output is low.
18	CPOH1	
17	CPOL2	
16	CPOH2	
15	CPOL3	
14	CPOH3	
13 to 0 (LSB)	Unused readback bits	Loads with zeros.

## **READBACK OF ALARM STATUS REGISTER**

The alarm status register is a read-only register that provides information about temperature, clamp, and guard alarm events. Temperature alarm status is also available in any of the four PMU readback registers.

Table 33. Alarm Status Register Readback

Bit	Bit Name	Description
23 (MSB)	MODE1	1
22	MODE0	1
Alarm Status R	egister Specific Bi	ts
21	LTMPALM	TMPALM corresponds to the open-drain TMPALM output pin that flags a temperature event
20	TMPALM	exceeding the default or user programmed level. The temperature alarm is a per-device alarm; the latched (LTMPALM) and unlatched (TMPALM) bits indicate whether a temperature event occurred and whether the alarm still exists (that is, whether the junction temperature still exceeds the programmed alarm level). To reset an alarm event, the user must write a 1 to the clear bit (Bit 6) in the PMU register.
19	LG0	LGx is the per-channel latched guard alarm bit, and Gx is the unlatched guard alarm bit. These bits
18	G0	indicate which channel flagged the alarm on the open-drain alarm pin CGALM and whether the
17	LG1	alarm condition still exists.
16	G1	
15	LG2	
14	G2	
13	LG3	
12	<del>G3</del>	
11	LC0	LCx is the per-channel latched clamp alarm bit, and Cx is the unlatched clamp alarm bit. These bits
10	CO	indicate which channel flagged the alarm on the open-drain alarm pin CGALM and whether the
9	LC1	alarm condition still exists.
8	C1	
7	LC2	
6	C2	
5	LC3	
4	C3	
3 to 0 (LSB)	Unused readback bits	Loads with zeros.

## **READBACK OF DAC REGISTER**

The DAC register readback function is a 24-bit word that includes the mode, address, and DAC data bits.

## Table 34. DAC Register Readback

Bit	Bit Name	Description
23 (MSB) 22	MODE1 MODE0	The MODE1 and MODE0 bits indicate the type of DAC register (X1, M, or C) that is read.  01 = DAC gain (M) register.  10 = DAC offset (C) register.  11 = DAC input data (X1) register.
DAC Register Sp	ecific Bits	
21 to 16	A5 to A0	Address bits indicating the DAC register that is read. See Table 28.
15 to 0 (LSB)	D15 to D0	Contents of the addressed DAC register (X1, M, or C).

## APPLICATIONS INFORMATION

#### **POWER-ON DEFAULT**

The power-on default for all DAC channels is that the contents of each M register are set to full scale (0xFFFF), and the contents of each C register are set to midscale (0x8000). The contents of the DAC X1 registers at power-on are listed in Table 35.

The power-on default for the alarm status register is 0xFFFFF0, and the power-on default for the comparator status register is 0x400000. The power-on default values of the PMU register and the system control register are shown in Table 36 and Table 37.

### **SETTING UP THE DEVICE ON POWER-ON**

On power-on, default conditions are recalled from the poweron reset register to ensure that each PMU and DAC channel is powered up in a known condition. To operate the device, the user must follow these steps:

- 1. Configure the device by writing to the system control register to set up different functions as required.
- Calibrate the device to trim out errors, and load the required calibration values to the gain (M) and offset (C) registers. Load codes to each DAC input (X1) register. When X1 values are loaded to the individual DACs, the calibration engine calculates the appropriate X2 value and stores it, ready for the PMU address to call it.
- 3. Load the required PMU channel with the required force mode, current range, and so on. Loading the PMU channel configures the switches around the force amplifier, measure function, clamps, and comparators, and also acts as a load signal for the DACs, loading the DAC register with the appropriate stored X2 value.
- 4. Because the voltage and current ranges have individual DAC registers associated with them, each PMU register mode of operation calls a particular X2 register. Therefore, only updates (that is, changes to the X1 register) to DACs associated with the selected mode of operation are reflected in the output of the PMU. If there is a change to the X1 value associated with a different PMU mode of operation, this X1 value and its M and C coefficients are used to calculate a corresponding X2 value, which is stored in the correct X2 register, but this value is not loaded to the DAC.

Table 35. Default Contents of DAC Registers at Power-On

DAC Register	Default Value
Offset DAC	0xA492
FIN DAC	0x8000
CLL DAC	0x0000
CLH DAC	0xFFFF
CPL DAC	0x0000
CPH DAC	0xFFFF

Table 36. Power-On Default for System Control Register

Bit	Bit Name	Default Value
21 (MSB)	CL3	0
20	CL2	0
19	CL1	0
18	CL0	0
17	CPOLH3	0
16	CPOLH2	0
15	CPOLH1	0
14	CPOLH0	0
13	CPBIASEN	0
12	DUTGND/CH	0
11	GUARD ALM	0
10	CLAMP ALM	0
9	INT10K	0
8	GUARD EN	0
7	GAIN1	0
6	GAIN0	0
5	TMP ENABLE	1
4	TMP1	0
3	TMP0	0
2	LATCHED	0
1	Unused data bit	0
0 (LSB)	Unused data bit	0

Table 37. Power-On Default for PMU Register

Bit	Bit Name	Default Value
21 (MSB)	CH EN	0
20	FORCE1	0
19	FORCE0	0
18	Reserved	0
17	C2	0
16	C1	1
15	C0	1
14	MEAS1	1
13	MEAS0	1
12	FIN	0
11	SF0	0
10	SS0	0
9	CL	0
8	CPOLH	0
7	COMPARE V/I	0
6	LTMPALM	1
5	TMPALM	1
4	Unused data bit	0
3	Unused data bit	0
2	Unused data bit	0
1	Unused data bit	0
0 (LSB)	Unused data bit	0

#### **CHANGING MODES**

There are different ways of handling a mode change.

- Load any DAC X1 values that require changes. Remember that for force amplifier and comparator DACs, X1 registers are available per voltage and current range, so the user can preload new DAC values to make DAC updates ahead of time; the calibration engine calculates the X2 values and stores them.
- 2. Change to the new PMU mode (FI or FV). This action loads the new switch conditions to the PMU circuitry and loads the DAC register with the stored X2 data.

The following steps describe another method for changing modes:

- In the PMU register (Bit 20 and Bit 19), enable the high-Z voltage or high-Z current mode to make the amplifier high impedance (SW5 open).
- Load any DAC X1 values that require changes. Remember
  that for force amplifier and comparator DACs, X1 registers
  are available per voltage and current range, so the user can
  preload new DAC values to make DAC updates ahead of
  time; the calibration engine calculates the X2 values and
  stores them.

- 3. When the high-Z (voltage or current) mode is used, the relevant DAC outputs are automatically updated (FIN, CLL, and CLH DACs). For example, in high-Z voltage mode, when new X1 writes occur, the FIN voltage X2 result is calculated, cached, and loaded to the FIN DAC. When forcing a voltage, current clamps are engaged, so the CLL current register can be loaded, and the gain and offset corrected and loaded to the DAC register. (The CLH current register works the same way.)
- 4. Change to the new PMU mode (FI or FV). This action loads the new switch conditions to the PMU circuitry. Because the DAC outputs are already loaded, transients are minimized when changing current or voltage mode.

### REQUIRED EXTERNAL COMPONENTS

The minimum required external components for use with the AD5522 are shown in Figure 55. Decoupling is greatly dependent on the type of supplies used, other decoupling on the board, and the noise in the system. It is possible that more or less decoupling may be required.




Figure 55. External Components Required for Use with the AD5522

Table 38. ADCs and ADC Drivers Suggested For Use with AD5522<sup>1</sup>

Part No.	Resolution	Sample Rate	Ch. No.	AIN Range	Interface	ADC Driver	Multiplexer <sup>2</sup>	Package
AD7685	16	250 kSPS	1	0 to VREF	Serial, SPI	ADA4841-x	ADG704, ADG708	MSOP, LFCSP
AD7686	16	500 kSPS	1	0 to VREF	Serial, SPI	ADA4841-x	ADG704, ADG708	MSOP, LFCSP
AD7693	16	500 kSPS	1	-VREF to +VREF	Serial, SPI	ADA4841-x, ADA4941-1	ADG1404, ADG1408, ADG1204	MSOP, LFCSP
AD7610 <sup>3</sup>	16	250 kSPS	1	Bipolar 10 V, Bipolar 5 V, Unipolar 10 V, Unipolar 5 V	Serial/Parallel	AD8021	ADG1404, ADG1408, ADG1204	LFCSP, LQFP
AD7655	16	1 MSPS	4	0 V to 5 V	Serial/Parallel	ADA4841-x/ AD8021		

<sup>&</sup>lt;sup>1</sup> Subset of the possible ADCs suitable for use with the AD5522. Visit www.analog.com for more options

### **POWER SUPPLY DECOUPLING**

Careful consideration of the power supply and ground return layout helps to ensure the rated performance. Design the printed circuit board (PCB) on which the AD5522 is mounted so that the analog and digital sections are separated and confined to certain areas of the board. If the AD5522 is in a system where multiple devices require an AGND-to-DGND connection, the connection should be made at one point only. Establish the star ground point as close as possible to the device.

For supplies with multiple pins (AVSS and AVDD), it is recommended that these pins be tied together and that each supply be decoupled only once.

The AD5522 should have ample supply decoupling of 10  $\mu F$  in parallel with 0.1  $\mu F$  on each supply located as close to the package as possible, ideally right up against the device. The 10  $\mu F$  capacitors are the tantalum bead type. The 0.1  $\mu F$  capacitors should have low effective series resistance (ESR) and low effective series inductance (ESL)—typical of the common ceramic types that provide a low impedance path to ground at high frequencies—to handle transient currents due to internal logic switching.

Avoid running digital lines under the device because they can couple noise onto the device. However, allow the analog ground plane to run under the AD5522 to avoid noise coupling (applies only to the package with paddle up). The power supply lines of the AD5522 should use as large a trace as possible to provide low impedance paths and reduce the effects of glitches on the power supply line. Fast switching digital signals should be

shielded with digital ground to avoid radiating noise to other parts of the board, and they should never be run near the reference inputs. It is essential to minimize noise on all VREF lines.

Avoid crossover of digital and analog signals. Traces on opposite sides of the board should run at right angles to each other to reduce the effects of feedthrough through the board. As is the case for all thin packages, care must be taken to avoid flexing the package and to avoid a point load on the surface of this package during the assembly process.

Also, note that the exposed paddle of the AD5522 is connected to the negative supply, AVSS.

### **POWER SUPPLY SEQUENCING**

When the supplies are connected to the AD5522, it is important that the AGND and DGND pins be connected to the relevant ground planes before the positive or negative supplies are applied. This is the only power sequencing requirement for this device.

### **TYPICAL APPLICATION FOR THE AD5522**

Figure 56 shows the AD5522 used in an ATE system. The device can be used as a per-pin parametric unit to speed up the rate at which testing can be done.

The central PMU (shown in the block diagram) is usually a highly accurate PMU and is shared among a number of pins in the tester. In general, many discrete levels are required in an ATE system for the pin drivers, comparators, clamps, and active loads. DAC devices such as the AD537x family offer a highly integrated solution for a number of these levels.

<sup>&</sup>lt;sup>2</sup> For purposes of sharing an ADC among multiple PMU channels. Note, that the multiplexer is not absolutely necessary as the AD5522 MEASOUTx path has a tri-state mode per channel.

<sup>&</sup>lt;sup>3</sup> Do not allow the MEASOUT output range to exceed the AIN range of the ADC.




Figure 56. Typical Applications Circuit Using the AD5522 as a Per-Pin Parametric Unit

# **OUTLINE DIMENSIONS**




Figure 57. 80-Lead Thin Quad Flat Package, Exposed Pad [TQFP\_EP] SV-80-3 Dimensions shown in millimeters




Figure 58. 80-Lead Thin Quad Flat Package, Exposed Pad [TQFP\_EP] SV-80-2 Dimensions shown in millimeters

## **ORDERING GUIDE**

Model	Temperature Range (T <sub>J</sub> )	Package Description <sup>1</sup>	Package Option
AD5522JSVDZ <sup>2</sup>	25°C to 90°C	80-Lead TQFP_EP with exposed pad on bottom	SV-80-3
AD5522JSVUZ <sup>2</sup>	25°C to 90°C	80-Lead TQFP_EP with exposed pad on top	SV-80-2
EVAL-AD5522EBDZ <sup>2</sup>		Evaluation Board with exposed pad on bottom	
EVAL-AD5522EBUZ <sup>2</sup>		Evaluation Board with exposed pad on top	

 $<sup>^{\</sup>rm 1}$  Exposed pad is electrically connected internally to AVSS.  $^{\rm 2}$  Z = RoHS Compliant Part.