

Preliminary Technical Data

AD8669

FEATURES

- Low offset voltage:** 175 μ V maximum @ $V_{SY} = 5$ V
- Low supply current:** 275 μ A maximum per amplifier
- Single-supply operation:** 5 V to 16 V
- Low noise:** 23 nV/ $\sqrt{\text{Hz}}$
- Low input bias current:** 300 fA
- Unity-gain stable**

APPLICATIONS

- Sensors**
- Medical equipment**
- Consumer audio**
- Photodiode amplification**
- ADC drivers**

PIN CONFIGURATIONS




Figure 1. AD8669, 14-Lead TSSOP
(RU-14)




Figure 2. AD8669, 14-Lead SOIC
(R-14)

GENERAL DESCRIPTION

The AD8669 is a rail-to-rail output, single-supply amplifier that uses the Analog Devices, Inc., patented DigiTrim® trimming technique to achieve low offset voltage. The AD8669 features an extended operating range, with supply voltages up to 16 V. It also features low input bias current, low input voltage, and low current noise.

The combination of low offset, very low input bias current, and a wide supply range makes these amplifiers useful in a wide variety of applications usually associated with higher priced JFET amplifiers. Systems using high impedance sensors, such as

photodiodes, benefit from the combination of low input bias current, low noise, low offset, and wide bandwidth. The wide operating voltage range meets the demands of high performance ADCs and DACs. Audio applications and medical monitoring equipment can take advantage of the high input impedance, low voltage and current noise, and wide bandwidth.

The quad AD8669 is available in a narrow 14-lead SOIC package and 14-lead TSSOP. The AD8669 is specified over the extended industrial temperature range of -40°C to $+125^{\circ}\text{C}$.

Rev. PrA

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

TABLE OF CONTENTS

Features	1	AD8669 Electrical Characteristics	3
Applications.....	1	Absolute Maximum Ratings	5
Pin Configurations	1	Thermal Resistance	5
General Description	1	ESD Caution.....	5
Revision History	2		
Specifications.....	3		

REVISION HISTORY

9/07—Rev. 0 to Rev. A

Changes to Features.....	1
Changes to General Description	1
Changes to Table 1, Power Supply Section.....	3
Changes to Table 2.....	4

7/07—Revision 0: Initial Version

SPECIFICATIONS

AD8669 ELECTRICAL CHARACTERISTICS

$V_{SY} = 5.0 \text{ V}$, $V_{CM} = V_{SY}/2$, $T_A = 25^\circ\text{C}$, unless otherwise noted.

Table 1.

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
INPUT CHARACTERISTICS						
Offset Voltage	V_{OS}	$V_{CM} = V_{SY}/2$ $-40^\circ\text{C} < T_A < +85^\circ\text{C}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$	30	175	375	μV
Input Bias Current	I_B	$-40^\circ\text{C} < T_A < +85^\circ\text{C}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$	0.3	45	105	pA
Input Offset Current	I_{OS}	$-40^\circ\text{C} < T_A < +85^\circ\text{C}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$	0.2	0.5	35	pA
Input Voltage Range			0.2	3.0	3.5	V
Common-Mode Rejection Ratio	$CMRR$	$V_{CM} = 0.2 \text{ V to } 3.0 \text{ V}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$	76	100	100	dB
Large Signal Voltage Gain	A_{VO}	$R_L = 2 \text{ k}\Omega$, $V_{OUT} = 0.5 \text{ V to } 4.5 \text{ V}$	106	114	114	dB
Offset Voltage Drift	TCV_{OS}	$-40^\circ\text{C} < T_A < +125^\circ\text{C}$	1.5	5	5	$\mu\text{V}/^\circ\text{C}$
OUTPUT CHARACTERISTICS						
Output Voltage High	V_{OH}	$I_L = 1 \text{ mA}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$	4.65	4.80	4.60	V
Output Voltage Low	V_{OL}	$I_L = 1 \text{ mA}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$	150	200	250	mV
Short-Circuit Current	I_{SC}			± 7		mA
Closed-Loop Output Impedance	Z_{OUT}	$f = 1 \text{ MHz}$, $A_V = 1$	965			Ω
POWER SUPPLY						
Power Supply Rejection Ratio	$PSRR$	$V_{SY} = 5 \text{ V to } 16 \text{ V}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$	95	105	95	dB
Supply Current	I_{SY}	$V_{OUT} = V_{SY}/2$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$	210	275	325	μA
DYNAMIC PERFORMANCE						
Slew Rate	SR	$R_L = 2 \text{ k}\Omega$	0.26			$\text{V}/\mu\text{s}$
Gain Bandwidth Product	GBP	$C_L = 20 \text{ pF}$	520			kHz
Phase Margin	Φ_0	$C_L = 20 \text{ pF}$	60			Degrees
NOISE PERFORMANCE						
Peak-to-Peak Noise	$e_N \text{ p-p}$	$f = 0.1 \text{ Hz to } 10 \text{ Hz}$	2.5			$\mu\text{V p-p}$
Voltage Noise Density	e_N	$f = 1 \text{ kHz}$	23			$\text{nV}/\sqrt{\text{Hz}}$
		$f = 10 \text{ kHz}$	21			$\text{nV}/\sqrt{\text{Hz}}$

$V_{SY} = 16.0 \text{ V}$, $V_{CM} = V_{SY}/2$, $T_A = 25^\circ\text{C}$, unless otherwise noted.

Table 2.

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
INPUT CHARACTERISTICS						
Offset Voltage	V_{OS}	$V_{CM} = V_{SY}/2$ $-40^\circ\text{C} < T_A < +85^\circ\text{C}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$	40	300	500	μV
Input Bias Current						
	I_B	$-40^\circ\text{C} < T_A < +85^\circ\text{C}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$	0.3	45	19	pA
Input Offset Current						
	I_{OS}	$-40^\circ\text{C} < T_A < +85^\circ\text{C}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$	0.2	0.5	120	pA
Input Voltage Range						
Common-Mode Rejection Ratio	$CMRR$	$V_{CM} = 0.2 \text{ V to } 14.5 \text{ V}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$	87	109	87	dB
Large Signal Voltage Gain						
Offset Voltage Drift	A_{VO} TCV_{OS}	$R_L = 2 \text{ k}\Omega$, $V_{OUT} = 0.5 \text{ V to } 15.5 \text{ V}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$	106	111	21	dB
OUTPUT CHARACTERISTICS						
Output Voltage High						
	V_{OH}	$I_L = 1 \text{ mA}$ $I_L = 10 \text{ mA}$ $I_L = 10 \text{ mA}, -40^\circ\text{C} < T_A < +125^\circ\text{C}$	15.80	15.92	14.80	V
Output Voltage Low						
	V_{OL}	$I_L = 1 \text{ mA}$ $I_L = 10 \text{ mA}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$	14.55	100	57	mV
Short-Circuit Current						
Closed-Loop Output Impedance	I_{SC} Z_{OUT}	$f = 1 \text{ MHz}, A_V = 1$		± 42	720	mA
POWER SUPPLY						
Power Supply Rejection Ratio						
	$PSRR$	$V_{SY} = 5 \text{ V to } 16 \text{ V}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$	95	105	95	dB
Supply Current						
	I_{SY}	$V_{OUT} = V_{SY}/2$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$	230	285	355	μA
DYNAMIC PERFORMANCE						
Slew Rate						
	SR	$R_L = 2 \text{ k}\Omega$	0.3			$\text{V}/\mu\text{s}$
Gain Bandwidth Product						
	GBP	$C_L = 20 \text{ pF}$	540			kHz
Phase Margin						
	Φ_0	$C_L = 20 \text{ pF}$	64			Degrees
NOISE PERFORMANCE						
Peak-to-Peak Noise						
	$e_n \text{ p-p}$	$f = 0.1 \text{ Hz to } 10 \text{ Hz}$	2.5			$\mu\text{V p-p}$
Voltage Noise Density						
	e_n	$f = 1 \text{ kHz}$	23			$\text{nV}/\sqrt{\text{Hz}}$
		$f = 10 \text{ kHz}$	21			$\text{nV}/\sqrt{\text{Hz}}$

ABSOLUTE MAXIMUM RATINGS

Table 3.

Parameter	Rating
Supply Voltage	18 V
Input Voltage	-0.1 V to V_{SY}
Differential Input Voltage	18 V
Output Short-Circuit Duration to GND	Indefinite
Storage Temperature Range	-60°C to +150°C
Operating Temperature Range R-14, RU-14	-40°C to +125°C
Junction Temperature Range	-65°C to +150°C
Lead Temperature, Soldering (60 sec)	300°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

THERMAL RESISTANCE

θ_{JA} is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

Table 4. Thermal Resistance

Package Type	θ_{JA}	θ_{JC}	Unit
14-Lead SOIC	TBD	TBD	°C/W
14-Lead TSSOP	TBD	TBD	°C/W

¹ Exposed pad soldered to application board.

ESD CAUTION



ESD (electrostatic discharge) sensitive device.

Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.