



# Dual 8-Bit 50 MSPS A/D Converter

## AD9058

### 1.0 SCOPE

This specification documents the detail requirements for space qualified product manufactured on Analog Devices, Inc.'s QML certified line per MIL-PRF-38535 Level V except as modified herein.

The manufacturing flow described in the STANDARD SPACE LEVEL PRODUCTS PROGRAM brochure is to be considered a part of this specification. <http://www.analog.com/aerospace>

This data sheet specifically details the space grade version of this product. A more detailed operational description and a complete data sheet for commercial product grades can be found at [www.analog.com/AD9058](http://www.analog.com/AD9058)

### 2.0 Part Number. The complete part number(s) of this specification follow:

<u>Part Number</u>	<u>Description</u>
<b>AD9058R803D</b>	Radiation Tested, Dual 8-Bit 50 MSPS A/D Converter

### 2.1 Case Outline.

<u>Letter</u>	<u>Descriptive designator</u>	<u>Case Outline (Lead Finish per MIL-PRF-38535)</u>
D	CDIP2-T48	48-Lead ceramic dual-in-line package (SIDEBRAZED)




Figure 1 - Terminal connections.

**ASD0011184**

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective companies.

Rev. I

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106,  
U.S.A.

Tel: 781.329.4700

[www.analog.com](http://www.analog.com)

Fax: 781.326.8703 © 2008 Analog Devices, Inc. All rights reserved.

# AD9058

## 3.0 Absolute Maximum Ratings. ( $T_A = 25^\circ\text{C}$ , unless otherwise noted)

Positive Supply Voltage .....	+6V
Negative Supply Voltage.....	+0.8V to -6V
Analog Input .....	-1.5V to +2.5V
Digital Inputs .....	-0.5V to V+
Digital Output Current .....	20 mA
Voltage Reference Current.....	53 mA
+V <sub>REF</sub> .....	+2.5V
-V <sub>REF</sub> .....	-1.5V
Operating Temperature Range .....	-55°C to +125°C
Storage Temperature Range .....	-65°C to +150°C
Lead Temperature (Soldering, 60 sec.) .....	+300°C
Dice Junction Temperature (T <sub>J</sub> ) .....	+175°C

## 3.1 Thermal Characteristics:

Thermal Resistance, SIDEBRAZED (D) Package

Junction-to-Case ( $\Theta_{JC}$ ) = 12°C/W Max

Junction-to-Ambient ( $\Theta_{JA}$ ) = 40 °C/W Max

## 4.0 Electrical Table:

**Table I**

Parameter	Symbol	Conditions 1/	Sub-group	Limit Min	Limit Max	Units
Differential nonlinearity 5/	DNL		1	0.5		LSB
			2,3	1.0		
Integral nonlinearity 5/	INL		1	1.0		
			2,3	1.25		
Input Bias current 5/	I <sub>B</sub>		1	170		μA
			2,3	340		
Input resistance 5/	R <sub>I</sub>		1	12		KΩ
Input capacitance 2/ 5/	C <sub>I</sub>	A <sub>IN</sub> =0V	4		15	pF
Reference Ladder resistance 5/	R <sub>RL</sub>		1	120	220	Ω
			2,3	80	270	
Reference Ladder offset (top) 5/	O <sub>RLT</sub>		1	16		mV
			2,3	24		
Reference Ladder offset (bottom) 5/	O <sub>RLB</sub>		1	23		
			2,3	33		
Reference voltage	V <sub>REF</sub>		1	1.95	2.2	V
			2,3	1.90	2.25	
			M, D, L, R 6/	1	1.95	
High level output voltage	V <sub>OH</sub>		1,2,3	2.4		V
			M, D, L, R 6/		2.4	
Low level output voltage	V <sub>OL</sub>		1,2,3		0.4	V
			M, D, L, R 6/		0.4	
Positive supply current	+I <sub>S</sub>		1,2,3		167	mA
			M, D, L, R 6/		167	
Negative supply current	-I <sub>S</sub>		1,2,3		41	
			M, D, L, R 6/		41	
Power dissipation 4/ 5/	P <sub>D</sub>		1,2,3		1040	mW

**Table I (cont'd)**

Parameter	Symbol	Conditions 1/	Sub-group	Limit Min	Limit Max	Units
Encode pulse voltage (high) 2/ 5/	V <sub>EH</sub>		1,2,3	2.0		V
Encode pulse voltage (low) 2/ 5/	V <sub>EL</sub>		1,2,3		0.8	
Encode pulse current (high) 5/	I <sub>EH</sub>		1,2,3		300	μA
Encode pulse current (low) 5/	I <sub>EL</sub>		1,2,3		500	
V <sub>REF</sub> Power supply rejection ratio	PSRR	No Load M, D, L, R 6/	1 1	25 25		mV/V
Conversion rate 5/	CONV		4	50		MSPS
Output delay (valid) 5/	t <sub>V</sub>	2KΩ pulldowns	9	5		nS
Aperature delay 2/ 5/	t <sub>A</sub>		9	0.1	1.5	
Aperature delay matching 2/ 5/	t <sub>AM</sub>		9		0.5	
Propagation delay 5/	t <sub>PD</sub>	2KΩ pulldowns	9		19	
Effective number of bits 3/ 5/	ENOB	A <sub>IN</sub> = 2.3 MHz	4	6.9		Bits
		A <sub>IN</sub> = 10.3MHz		6.8		
Signal-to-noise ratio 3/ 5/	SNR	A <sub>IN</sub> = 2.3 MHz	4	44		dB
		A <sub>IN</sub> = 10.3 MHz		43		
		A <sub>IN</sub> = 2.3 MHz, 50 MSPS encode		41		
		A <sub>IN</sub> = 2.3 MHz, 8 nS HIGH encode		44		
		A <sub>IN</sub> = 2.3 MHz, 8 nS LOW encode		44		
2 <sup>nd</sup> harmonic distortion 5/	HD <sub>2</sub>	A <sub>IN</sub> = 2.3, 10.3 MHz	4	48		dBc
3 <sup>rd</sup> harmonic distortion 5/	HD <sub>3</sub>	A <sub>IN</sub> = 2.3, 10.3 MHz	4	50		dBc
Crosstalk rejection 2/ 5/	CR	A <sub>IN</sub> = 2.3, 3.5 MHz, 40 MSPS	4	48		

## NOTES:

1/ ±V<sub>S</sub> = ±5V; +V<sub>REF</sub> = +2V (internal); -V<sub>REF</sub> = Ground; Encode = 40 MSPS; A<sub>IN</sub> = 0V to +2V.2/ Test limit is characterized and is guaranteed at T<sub>C</sub> = +25°C but not tested.

3/ Measured with analog input signal 1 dB below full scale at specified frequency.

4/ Test limit applies to both A/D's and includes Ladder dissipation.

5/ Not radiation tested.

6/ Radiation tested at 100Krad

**4.1 Electrical Test Requirements:**

<b>Table II</b>	
Test Requirements	Subgroups (in accordance with MIL-PRF-38535, Table III)
Interim Electrical Parameters	1
Final Electrical Parameters	1, 2, 3, 4, 9 <u>1/</u> <u>2/</u>
Group A Test Requirements	1, 2, 3, 4, 9
Group C end-point electrical parameters	1 <u>2/</u>
Group D end-point electrical parameters	1
Group E end-point electrical parameters	1

1/ PDA applies to Subgroup 1 only. Delta limits are excluded from PDA

2/ See table III for delta limits.

**4.2 Table III. Burn-in test delta limits.**

Parameter	Symbol	Post Burn In Limit		Post Life Test Limit		Life Test Delta	Units
		Min	Max	Min	Max		
Power Supply Current	+I <sub>S</sub>		167		167	±16.7	mA
	-I <sub>S</sub>		41		41	±4.1	
Input Bias Current	I <sub>IB</sub>		170		190	20	µA
Digital Output High Voltage	V <sub>OH</sub>	2.4		2.4		±.24	V
Digital Output Low Voltage	V <sub>OL</sub>		0.4		0.4	±0.1	

**5.0 Life Test/Burn-In Circuit:**

- 5.1 HTRB is not applicable for this drawing.
- 5.2 Burn-in is per MIL-STD-883 Method 1015 test condition B.
- 5.3 Steady state life test is per MIL-STD-883 Method 1005.

**6.0 MIL-STD-38535 QMLV exceptions:**

- 6.1 Full WLA per MIL-STD-883 TM5007 is not available for this product. SEM inspection only is available per MIL-STD-883, TM2018.

Rev	Description of Change	Date
A	Initiate	June 9, 2000
B	Delete reference to case X and case Y in Table I.	Aug. 28, 2000
C	Update web address.	Feb. 7, 2002
D	Add <u>1</u> / to conditions, add <u>2</u> / to Vin conditions, change ENOB from 7.0 to 6.9 Bits, Delete delta V <sub>REF</sub> , add Delta V <sub>OL</sub> , V <sub>OH</sub> , and I <sub>IB</sub> .	Oct. 16, 2002
E	Change part number AD9058R803D to part number AD9058-813D. ADI accepts no lot jeopardy for new die revision. Add V <sub>REF</sub> to PSSR test title.	Oct. 18, 2002
F	Update web address. Change SNR limits to minimum. Add "R" part number. Add post irradiation limits. Limits for V <sub>REF</sub> and V <sub>REF</sub> PSRR to be added when data is collected.	Apr. 22, 2003
G	Update table III. Change VOL delta limit from .04 V to 0.1 V. Remove burn-in schematic	May 21, 2003
H	Update header/footer & add to 1.0 Scope description.	Feb. 21, 2008
I	Remove P/N AD9058-803D, change AD9058-813D to AD9058R803D	June 11, 2008