



14-Bit, 20 MSPS/40 MSPS/65 MSPS/80 MSPS, 1.8 V Dual Analog-to-Digital Converter

Preliminary Technical Data

AD9251

FEATURES

- 1.8 V analog supply operation
- 1.8 V to 3.3 V output supply
- SNR: 74 dBFS at 9.7 MHz input
- SFDR: 95 dBc at 9.7 MHz input
- SNR: 71.5 dBFS at 200 MHz input
- SFDR: 78 dBc at 200 MHz input
- Low core power
 - 35 mW/ch at 20 MSPS
 - 70 mW/ch at 80 MSPS
- Differential input with 700 MHz bandwidth
- On-chip voltage reference and sample-and-hold circuit
- DNL = ± 0.5 LSB
- Flexible analog input: 1 V p-p or 2 V p-p differential
- Offset binary, Gray code, or twos complement data format
- Optional clock duty cycle stabilizer
- Integer 1-to-8 input clock divider
- Data clock out with programmable clock and data alignment
- Serial port control
- Built-in selectable digital test pattern generation
- Energy-saving power-down modes

APPLICATIONS

- Communications
- Diversity radio systems
- Multimode digital receivers
 - GSM, EDGE, WCDMA, LTE, CDMA2000, WiMAX, TD-SCDMA
- I/Q demodulation systems
- Smart antenna systems
- Battery-powered instruments
- Hand-held scope meters
- Ultrasound equipment
- Radar/LIDAR

FUNCTIONAL BLOCK DIAGRAM




Figure 1.

PRODUCT HIGHLIGHTS

1. The AD9251 operates from a single 1.8 V analog power supply and features a separate digital output driver supply to accommodate 1.8 V to 3.3 V logic families.
2. The patented sample and hold circuit maintains excellent performance for input frequencies up to 200 MHz and is designed for low cost, low power, and ease of use.
3. A standard serial port interface supports various product features and functions, such as data formatting (offset binary, twos complement, or Gray coding), enabling the clock DCS, power-down, and voltage reference mode.
4. The AD9251 is pin compatible with the AD9231, 12-bit converter and the AD9204, 10-bit converter and enables a simple migration path between 10 bits and 14 bits.

Rev. PrH

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
Fax: 781.461.3113

www.analog.com

©2009 Analog Devices, Inc. All rights reserved.

TABLE OF CONTENTS

Features	1	Clock Input Considerations.....	22
Applications.....	1	Power Dissipation and Standby Mode	24
Functional Block Diagram	1	Digital Outputs	24
Product Highlights	1	Timing	25
Revision History	2	Built-In Self-Test (BIST) and Output Test	26
General Description	3	Built-In Self-Test (BIST).....	26
Specifications.....	4	Output Test Modes.....	26
DC Specifications	4	Channel/Chip Synchronization.....	27
AC Specifications.....	5	Serial Port Interface (SPI).....	28
Digital Specifications	7	Configuration Using the SPI.....	28
Switching Specifications	8	Hardware Interface.....	28
Timing Specifications	9	Configuration Without the SPI.....	29
Absolute Maximum Ratings.....	10	SPI Accessible Features.....	29
Thermal Characteristics	10	Memory Map	30
ESD Caution.....	10	Reading the Memory Map Register Table.....	30
Pin Configuration and Function Descriptions.....	11	Open Locations	30
Typical Performance Characteristics	13	Memory Map Register Table.....	31
Equivalent Circuits	16	Memory Map Register Descriptions.....	33
Theory of Operation	18	Applications Information	34
ADC Architecture	18	Design Guidelines	34
Analog Input Considerations.....	18	Outline Dimensions	35
Voltage Reference	21	Ordering Guide	35

REVISION HISTORY

x/09—Revision 0: Initial Version

GENERAL DESCRIPTION

The AD9251 is a monolithic, dual channel 1.8 V supply, 14-bit, 20 MSPS/40 MSPS/65 MSPS/80 MSPS analog-to-digital converter (ADC), featuring a high performance sample-and-hold circuit and on-chip voltage reference.

The product uses a multistage differential pipeline architecture with output error correction logic to provide 14-bit accuracy at 80 MSPS data rates and guarantees no missing codes over the full operating temperature range.

The ADC contains several features designed to maximize flexibility and minimize system cost, such as programmable clock and data alignment and programmable digital test pattern generation. The available digital test patterns include built-in

deterministic and pseudorandom patterns, along with custom user-defined test patterns entered via the serial port interface (SPI).

A differential clock input controls all internal conversion cycles. An optional duty cycle stabilizer (DCS) compensates for wide variations in the clock duty cycle while maintaining excellent overall ADC performance.

The digital output data is presented in offset binary, Gray code, or twos complement formats. A data output clock (DCO) is provided for each ADC channel to ensure proper latch timing with receiving logic.

The AD9251 is available in a 64-lead Pb-free LFCSP and is specified over the industrial temperature range (-40°C to $+85^{\circ}\text{C}$).

SPECIFICATIONS

DC SPECIFICATIONS

AVDD = 1.8 V; DRVDD = 1.8 V, maximum sample rate, 2 V p-p differential input, 1.0 V internal reference; AIN = –1.0 dBFS, DCS disabled, unless otherwise noted.

Table 1.

Parameter	Temp	AD9251-20/AD9251-40			AD9251-65			AD9251-80			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
RESOLUTION	Full	14			14			14			Bits
ACCURACY											
No Missing Codes	Full	Guaranteed			Guaranteed			Guaranteed			
Offset Error	Full	±0.3			±0.3			±0.3			% FSR
Gain Error	Full	±0.6			±0.6			±0.6			% FSR
Differential Nonlinearity (DNL) ¹	Full										LSB
	25°C	±0.5			±0.5			±0.5			LSB
Integral Nonlinearity (INL) ¹	Full										LSB
	25°C	±1.5			±1.5			±1.5			LSB
MATCHING CHARACTERISTICS											
Offset Error	25°C	±TBD			±TBD			±TBD			%FSR
Gain Error	25°C	±TBD			±TBD			±TBD			%FSR
TEMPERATURE DRIFT											
Offset Error	Full	±TBD			±TBD			±TBD			ppm/°C
Gain Error	Full	±TBD			±TBD			±TBD			ppm/°C
INTERNAL VOLTAGE REFERENCE											
Output Voltage Error (1 V Mode)	Full	±10		TBD	±10		TBD	±10		TBD	mV
Load Regulation at 1.0 mA	Full	7			7			7			mV
INPUT REFERRED NOISE											
VREF = 1.0 V	25°C	1.1			1.1			1.1			LSB rms
ANALOG INPUT											
Input Span, VREF = 1.0 V	Full	2			2			2			V p-p
Input Capacitance ²	Full	6			6			6			pF
REFERENCE INPUT RESISTANCE	Full	TBD			TBD			TBD			kΩ
POWER SUPPLIES											
Supply Voltage											
AVDD	Full	1.7	1.8	1.9	1.7	1.8	1.9	1.7	1.8	1.9	V
DRVDD	Full	1.7	2.5	3.6	1.7	2.5	3.6	1.7	2.5	3.6	V
Supply Current											
IAVDD (DC Input)	Full	38/51			68			78			mA
IAVDD ¹	Full	40/53			71			81			mA
IDRVDD ¹ (1.8 V)	Full	3/7			11			14			mA
IDRVDD ¹ (3.3 V)	Full	7/14			21			26			mA
POWER CONSUMPTION											
DC Input	Full	69/91			122			140			mW
Sine Wave Input ¹ (DRVDD = 1.8 V)	Full	77/108			148			171			mW
Sine Wave Input ¹ (DRVDD = 3.3 V)	Full	95/142			197			232			mW
Standby Power ³	Full	34/34			38			38			mW
Power-Down Power	Full	1			1			1			mW

¹ Measured with a 10 MHz input frequency at rated sample rate, full-scale sine wave, with approximately 5 pF loading on each output bit.

² Input capacitance refers to the effective capacitance between one differential input pin and AGND.

³ Standby power is measured with a dc input, the CLK pin inactive (set to AVDD or AGND).

AC SPECIFICATIONS

AVDD = 1.8 V; DRVDD = 1.8 V, maximum sample rate, 2 V p-p differential input, 1.0 V internal reference; AIN = -1.0 dBFS, DCS disabled, unless otherwise noted.

Table 2.

Parameter ¹	Temp	AD9251-20/AD9251-40			AD9251-65			AD9251-80			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
SIGNAL-TO-NOISE-RATIO (SNR)											
f _{IN} = 9.7 MHz	25°C		74.0			74.0			74.0		dBFs
	Full	TBD			TBD			TBD			dBFs
f _{IN} = 30.5 MHz	25°C		74.0			74.0			74.0		dBFs
	Full	TBD						TBD			dBFs
f _{IN} = 70 MHz	25°C		73.5			73.5			73.5		dBFs
	Full	TBD						TBD			dBFs
f _{IN} = 200 MHz	25°C		71.5			71.5			71.5		dBFs
SIGNAL-TO-NOISE-AND DISTORTION (SINAD)											
f _{IN} = 9.7 MHz	25°C		74.0			74.0			74.0		dBFs
	Full	TBD			TBD			TBD			dBFs
f _{IN} = 30.5 MHz	25°C		74.0			74.0			74.0		dBFs
	Full	TBD			TBD			TBD			dBFs
f _{IN} = 70 MHz	25°C		73.0			73.0			73.0		dBFs
	Full	TBD			TBD			TBD			dBFs
f _{IN} = 200 MHz	25°C		70.5			70.5			70.5		dBFs
EFFECTIVE NUMBER OF BITS (ENOB)											
f _{IN} = 9.7 MHz	25°C		12.0			12.0			12.0		Bits
	Full	TBD			TBD			TBD			Bits
f _{IN} = 30.5 MHz	25°C		12.0			12.0			12.0		Bits
	Full	TBD			TBD			TBD			Bits
f _{IN} = 70 MHz	25°C		11.8			11.8			11.8		Bits
	Full	TBD			TBD			TBD			Bits
f _{IN} = 200 MHz	25°C		11.4			11.4			11.4		Bits
WORST SECOND OR THIRD HARMONIC											
f _{IN} = 9.7 MHz	25°C		95			95			95		dBc
	Full	TBD			TBD			TBD			dBc
f _{IN} = 30.5 MHz	25°C		90			90			90		dBc
	Full	TBD			TBD			TBD			dBc
f _{IN} = 70 MHz	25°C		85			85			85		dBc
	Full	TBD			TBD			TBD			dBc
f _{IN} = 200 MHz	25°C		78			78			78		dBc
SPURIOUS-FREE DYNAMIC RANGE (SFDR)											
f _{IN} = 9.7 MHz	25°C		95			95			95		dBc
	Full	TBD			TBD			TBD			dBc
f _{IN} = 30.5 MHz	25°C		90			90			90		dBc
	Full	TBD			TBD			TBD			dBc
f _{IN} = 70 MHz	25°C		85			85			85		dBc
	Full	TBD			TBD			TBD			dBc
f _{IN} = 200 MHz	25°C		78			78			78		dBc

Parameter ¹	Temp	AD9251-20/AD9251-40			AD9251-65			AD9251-80			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
WORST OTHER (HARMONIC OR SPUR)											
$f_{IN} = 9.7 \text{ MHz}$	25°C		95			95			95		dBc
	Full	TBD			TBD			TBD			dBc
$f_{IN} = 30.5 \text{ MHz}$	25°C		95			95			95		dBc
	Full	TBD			TBD			TBD			dBc
$f_{IN} = 70 \text{ MHz}$	25°C		95			95			95		dBc
	Full	TBD			TBD			TBD			dBc
$f_{IN} = 200 \text{ MHz}$	25°C		95			95			95		dBc
TWO-TONE SFDR											
$f_{IN} = 29 \text{ MHz } (-7 \text{ dBFS}), 32 \text{ MHz } (-7 \text{ dBFS})$	25°C		90			90			90		dBc
CROSSTALK	Full		-105			-105			-105		dBc
ANALOG INPUT BANDWIDTH	25°C		700			700			700		MHz

¹ A complete set of definitions on how these tests were completed can be found in the AN-835 application note from Analog Devices, Inc.

DIGITAL SPECIFICATIONS

AVDD = 1.8 V; DRVDD = 1.8 V, maximum sample rate, 2 V p-p differential input, 1.0 V internal reference; AIN = -1.0 dBFS, DCS disabled, unless otherwise noted.

Table 3.

		AD9251-20/AD9251-40/AD9251-65/AD9251-80			
Parameter	Temp	Min	Typ	Max	Unit
DIFFERENTIAL CLOCK INPUTS (CLK+, CLK-)					
Logic Compliance		CMOS/LVDS/LVPECL			
Internal Common-Mode Bias	Full		0.9		V
Differential Input Voltage	Full	0.2		3.6	V p-p
Input Voltage Range	Full	GND – 0.3		AVDD + 0.2	V
Input Common-Mode Range	Full	TBD		TBD	V
High Level Input Current	Full	–10		+10	μA
Low Level Input Current	Full	–10		+10	μA
Input Resistance	Full	8	10	12	kΩ
Input Capacitance	Full		4		pF
LOGIC INPUTS (SCLK/DFS, PWDN)					
High Level Input Voltage	Full	1.2		3.6	V
Low Level Input Voltage	Full	0		0.8	V
High Level Input Current	Full	–50		–75	μA
Low Level Input Current	Full	–10		+10	μA
Input Resistance	Full		30		kΩ
Input Capacitance	Full		2		pF
LOGIC INPUTS (CS)					
High Level Input Voltage	Full	1.2		3.6	V
Low Level Input Voltage	Full	0		0.8	V
High Level Input Current	Full	–10		+10	μA
Low Level Input Current	Full	+40		+135	μA
Input Resistance	Full		26		kΩ
Input Capacitance	Full		2		pF
LOGIC INPUTS (SDIO/DCS)					
High Level Input Voltage	Full	1.2		DRVDD + 0.3	V
Low Level Input Voltage	Full	0		0.8	V
High Level Input Current	Full	–10		+10	μA
Low Level Input Current	Full	+40		+130	μA
Input Resistance	Full		26		kΩ
Input Capacitance	Full		5		pF
DIGITAL OUTPUTS					
DRVDD = 3.3 V					
High Level Output Voltage (I _{OH} = 50 μA)	Full	3.29			V
High Level Output Voltage (I _{OH} = 0.5 mA)	Full	3.25			V
Low Level Output Voltage (I _{OL} = 1.6 mA)	Full			0.2	V
Low Level Output Voltage (I _{OL} = 50 μA)	Full			0.05	V
DRVDD = 1.8 V					
High Level Output Voltage (I _{OH} = 50 μA)	Full	1.79			V
High Level Output Voltage (I _{OH} = 0.5 mA)	Full	1.75			V
Low Level Output Voltage (I _{OL} = 1.6 mA)	Full			0.2	V
Low Level Output Voltage (I _{OL} = 50 μA)	Full			0.05	V

SWITCHING SPECIFICATIONS

AVDD = 1.8 V; DRVDD = 1.8 V, maximum sample rate, 2 V p-p differential input, 1.0 V internal reference; AIN = -1.0 dBFS, DCS disabled, unless otherwise noted.

Table 4.

Parameter	Temp	AD9251-20/AD9251-40			AD9251-65			AD9251-80			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
CLOCK INPUT PARAMETERS											
Input Clock Rate	Full			625			625			625	MHz
Conversion Rate ¹	Full	3		20/40	3		65	3		80	MSPS
CLK Period –Divide-by-1 Mode (t _{CLK})	Full	50/25			15.38			12.5			ns
CLK Pulse Width High (t _{CH})			TBD			TBD			TBD		
DATA OUTPUT PARAMETERS											
Data Propagation Delay (t _{PD})	Full		TBD			TBD			TBD		ns
DCO Propagation Delay (t _{DCO})	Full		TBD			TBD			TBD		ns
DCO to Data Skew (t _{SKEW})	Full		0.1			0.1			0.1		ns
Pipeline Delay (Latency)	Full		9			9			9		Cycles
Aperture Delay (t _A)	Full		1.0			1.0			1.0		ns
Aperture Uncertainty (Jitter, t _j)	Full		0.1			0.1			0.1		ps rms
Wake-Up Time ²	Full		500			500			500		μs
Standby	Full		500			500			500		ns
OUT-OF-RANGE RECOVERY TIME	Full		TBD			TBD			TBD		Cycles

¹ Conversion rate is the clock rate after the CLK divider.

² Wake-up time is dependent on the value of the decoupling capacitors.




Figure 2. CMOS Output Data Timing




Figure 3. CMOS Interleaved Output Timing

07938-003

TIMING SPECIFICATIONS

Table 5.

Parameter	Conditions	Min	Typ	Max	Unit
SYNC TIMING REQUIREMENTS					
t_{SSYNC}	SYNC to rising edge of CLK setup time		0.24		ns
t_{HSYNC}	SYNC to rising edge of CLK hold time		0.40		ns
SPI TIMING REQUIREMENTS					
t_{DS}	Setup time between the data and the rising edge of SCLK	2			ns
t_{DH}	Hold time between the data and the rising edge of SCLK	2			ns
t_{CLK}	Period of the SCLK	40			ns
t_S	Setup time between \overline{CS} and SCLK	2			ns
t_H	Hold time between \overline{CS} and SCLK	2			ns
t_{HIGH}	SCLK pulse width high	10			ns
t_{LOW}	SCLK pulse width low	10			ns
t_{EN_SDIO}	Time required for the SDIO pin to switch from an input to an output relative to the SCLK falling edge	10			ns
t_{DIS_SDIO}	Time required for the SDIO pin to switch from an output to an input relative to the SCLK rising edge	10			ns




Figure 4. SYNC Input Timing Requirements

07938-004

ABSOLUTE MAXIMUM RATINGS

Table 6.

Parameter	Rating
ELECTRICAL	
AVDD to AGND	−0.3 V to +2.0 V
DRVDD to AGND	−0.3 V to +3.9 V
VIN+A/VIN+B, VIN−A/VIN−B to AGND	−0.3 V to AVDD + 0.2 V
CLK+, CLK− to AGND	−0.3 V to AVDD + 0.2 V
SYNC to AGND	−0.3 V to DRVDD + 0.3 V
VREF to AGND	−0.3 V to AVDD + 0.2 V
SENSE to AGND	−0.3 V to AVDD + 0.2 V
VCM to AGND	−0.3 V to AVDD + 0.2 V
RBIAS to AGND	−0.3 V to AVDD + 0.2 V
$\overline{\text{CS}}$ to AGND	−0.3 V to DRVDD + 0.3 V
SCLK/DFS to AGND	−0.3 V to DRVDD + 0.3 V
SDIO/DCS to AGND	−0.3 V to DRVDD + 0.3 V
$\overline{\text{OE}}$ to AGND	−0.3 V to DRVDD + 0.3 V
PDWN to AGND	−0.3 V to DRVDD + 0.3 V
D0A/D0B through D13A/D13B to AGND	−0.3 V to DRVDD + 0.3 V
D0A/D0B to AGND	−0.3 V to DRVDD + 0.3 V
D0A/D0B to AGND	−0.3 V to DRVDD + 0.3 V
ENVIRONMENTAL	
Operating Temperature Range (Ambient)	−40°C to +85°C
Maximum Junction Temperature Under Bias	150°C
Storage Temperature Range (Ambient)	−65°C to +150°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

THERMAL CHARACTERISTICS

The exposed paddle is the only ground connection for the chip. The exposed paddle must be soldered to the AGND plane of the customer's circuit board. Soldering the exposed paddle to the customer board also increases the reliability of the solder joints and maximizes the thermal capability of the package.

Table 7. Thermal Resistance

Package Type	Airflow Velocity (m/s)	$\theta_{JA}^{1,2}$	$\theta_{JC}^{1,3}$	$\theta_{JB}^{1,4}$	Unit
64-Lead LFCSP 9 mm × 9 mm (CP-64-5)	0	TBD	TBD	TBD	°C/W
	1.0	TBD			°C/W
	2.0	TBD			°C/W

¹ Per JEDEC 51-7, plus JEDEC 25-5 252P test board.

² Per JEDEC JESD51-2 (still air) or JEDEC JESD51-6 (moving air).

³ Per MIL-Std 883, Method 1012.1.

⁴ Per JEDEC JESD51-8 (still air).

Typical θ_{JA} is specified for a 4-layer PCB with a solid ground plane. As shown, airflow improves heat dissipation, which reduces θ_{JA} . In addition, metal in direct contact with the package leads from metal traces, through holes, ground, and power planes, reduces the θ_{JA} .


ESD CAUTION



ESD (electrostatic discharge) sensitive device.

Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



NOTES

1. NC = NO CONNECT
2. THE EXPOSED PADDLE MUST BE SOLDERED TO THE PCB GROUND TO ENSURE PROPER HEAT DISSIPATION, NOISE, AND MECHANICAL STRENGTH BENEFITS.

07938-005

Figure 5. Pin Configuration

Table 8. Pin Function Description

Pin No.	Mnemonic	Description
0	GND	Exposed paddle is the only ground connection for the chip. Must be connected to PCB AGND.
1, 2	CLK+, CLK-	Differential Encode Clock. PECL, LVDS, or 1.8 V CMOS inputs.
3	SYNC	Digital Input. SYNC input to clock divider. 50 k Ω internal pull-down.
4, 5, 25, 26	DNC	Do Not Connect.
6 to 9, 11 to 18, 20, 21	D0B to D13B	Channel B Digital Outputs. D13B = MSB.
10, 19, 28, 37	DRVDD	Digital Output Driver Supply (1.8 V to 3.3 V).
22	ORB	Channel B Out-of-Range Digital Output.
23	DCOB	Channel B Data Clock Digital Output.
24	DCOA	Channel A Data Clock Digital Output.
27, 29 to 36, 38 to 42	D0A to D13A	Channel A Digital Outputs. D13A = MSB.
43	ORA	Channel A Out-of-Range Digital Output.
44	SDIO/DCS	SPI Data (Input/Output) Static enable for duty cycle stabilizer if not in SPI mode. 50 k Ω internal pull-down in SPI mode. 50 k Ω internal pull-up in nonSPI mode.
45	SCLK/DFS	SPI Clock. Static control of data output format, DFS, if not in SPI mode. If high: twos complement. If low: offset binary. 50 k Ω internal pull-down.
46	$\overline{\text{CS}}$	SPI Chip Select. Active low enable; 50 k Ω internal pull-up.
47	$\overline{\text{OE}}$	Digital Input. Enable Channel A and Channel B digital outputs if low, tristate outputs if high. 50 k Ω internal pull-down.
48	PDWN	Digital Input. Power-down chip if high. 50 k Ω internal pull-down.
49, 50, 53, 54, 59, 60, 63, 64	AVDD	1.8 V Analog Supply Pins.
51, 52	VIN \pm A	Channel A Analog Inputs.
55	VREF	Voltage Reference Input/Output.
56	SENSE	Reference Mode Selection.
57	VCM	Analog output voltage at midsupply to set common mode of the analog inputs.
58	RBIAS	Sets Analog Current Bias. Connect to 10 k Ω (1% tolerance) resistor to ground.

Pin No.	Mnemonic	Description
61, 62	VIN±B	Channel B Analog Inputs.

TYPICAL PERFORMANCE CHARACTERISTICS

AVDD = 1.8 V; DRVDD = 1.8 V, maximum sample rate, 2 V p-p differential input, 1.0 V internal reference; AIN = -1.0dBFS, DCS disabled, unless otherwise noted.




Figure 6. AD9251-20 Single-Tone FFT with $f_{IN} = 9.7$ MHz




Figure 9. AD9251-80 Single-Tone FFT with $f_{IN} = 10.3$ MHz




Figure 7. AD9251-40 Single-Tone FFT with $f_{IN} = 10.3$ MHz




Figure 10. AD9251-80 Single-Tone FFT with $f_{IN} = 30.5$ MHz




Figure 8. AD9251-65 Single-Tone FFT with $f_{IN} = 30.5$ MHz




Figure 11. AD9251-80 Single-Tone FFT with $f_{IN} = 70.1$ MHz



TBD

Figure 12. AD9251-80 Single-Tone FFT with $f_{IN} = 100$ MHz



TBD

Figure 15. AD9251-80 Single-Tone SNR/SFDR vs. Input Amplitude (A_{IN}) with $f_{IN} = 100$ MHz



TBD

Figure 13. AD9251-80 Single-Tone FFT with $f_{IN} = 200$ MHz



TBD

Figure 16. AD9251-80 Single-Tone SNR/SFDR vs. Input Frequency (f_{IN}) and Full Scale Temperature with 2 V p-p



TBD

Figure 14. AD9251-80 Single-Tone SNR/SFDR vs. Input Amplitude (A_{IN}) with $f_{IN} = 9.7$ MHz



TBD

Figure 17. AD9251-80 Gain and Offset vs. Temperature



TBD

Figure 18. AD9251-80 Two-Tone SFDR/IMD3 vs. Input Amplitude (A_{IN})
with $f_{IN1} = 29.1$ MHz, $f_{IN2} = 32.1$ MHz, $f_S = 80$ MSPS



TBD

Figure 20. AD9251-80 Single-Tone SNR/SFDR vs. Sample Rate
with $f_{IN} = 9.7$ MHz



TBD

Figure 19. AD9251-80 Two-Tone FFT with $f_{IN1} = 29.1$ MHz and $f_{IN2} = 32.1$ MHz

EQUIVALENT CIRCUITS




Figure 21. Equivalent Analog Input Circuit




Figure 24. Equivalent Digital Output Circuit




Figure 22. Equivalent Clock Input Circuit




Figure 25. Equivalent SCLK/DTP and PDWN Input Circuit




Figure 23. Equivalent SDIO/ODM Input Circuit




Figure 26. Equivalent RBIAS Circuit




Figure 27. Equivalent \overline{CS} Input Circuit




Figure 29. Equivalent VREF Circuit




Figure 28. Equivalent SENSE Circuit

THEORY OF OPERATION

The AD9251 dual ADC design can be used for diversity reception of signals, where the ADCs are operating identically on the same carrier but from two separate antennae. The ADCs can also be operated with independent analog inputs. The user can sample any $f_s/2$ frequency segment from dc to 200 MHz, using appropriate low-pass or band-pass filtering at the ADC inputs with little loss in ADC performance. Operation to 300 MHz analog input is permitted but occurs at the expense of increased ADC noise and distortion.

In nondiversity applications, the AD9251 can be used as a base-band or direct downconversion receiver, where one ADC is used for I input data, and the other is used for Q input data.

Synchronization capability is provided to allow synchronized timing between multiple channels or multiple devices.

Programming and control of the AD9251 is accomplished using a 3-bit SPI-compatible serial interface.

ADC ARCHITECTURE

The AD9251 architecture consists of a multistage pipelined ADC. Each stage provides sufficient overlap to correct for flash errors in the preceding stage. The quantized outputs from each stage are combined into a final 14-bit result in the digital correction logic. The pipelined architecture permits the first stage to operate with a new input sample while the remaining stages operate with preceding samples. Sampling occurs on the rising edge of the clock.

Each stage of the pipeline, excluding the last, consists of a low resolution flash ADC connected to a switched-capacitor DAC and an interstage residue amplifier (for example, a multiplying digital-to-analog converter (MDAC)). The residue amplifier magnifies the difference between the reconstructed DAC output and the flash input for the next stage in the pipeline. One bit of redundancy is used in each stage to facilitate digital correction of flash errors. The last stage simply consists of a flash ADC.

The output staging block aligns the data, corrects errors, and passes the data to the CMOS output buffers. The output buffers are powered from a separate (DRVDD) supply, allowing adjustment of the output voltage swing. During power-down, the output buffers go into a high impedance state.

ANALOG INPUT CONSIDERATIONS

The analog input to the AD9251 is a differential switched-capacitor circuit designed for processing differential input signals. This circuit can support a wide common-mode range while maintaining excellent performance. By using an input common-mode voltage of midsupply, users can minimize signal-dependent errors and achieve optimum performance.




Figure 30. Switched-Capacitor Input Circuit

The clock signal alternately switches the input circuit between sample mode and hold mode (see Figure 30). When the input circuit is switched to sample mode, the signal source must be capable of charging the sample capacitors and settling within one-half of a clock cycle. A small resistor in series with each input can help reduce the peak transient current injected from the output stage of the driving source. In addition, low-Q inductors or ferrite beads can be placed on each leg of the input to reduce high differential capacitance at the analog inputs and therefore achieve the maximum bandwidth of the ADC. Such use of low-Q inductors or ferrite beads is required when driving the converter front end at high IF frequencies. Either a shunt capacitor or two single-ended capacitors can be placed on the inputs to provide a matching passive network. This ultimately creates a low-pass filter at the input to limit unwanted broadband noise. See the [AN-742 Application Note](#), the [AN-827 Application Note](#), and the *Analog Dialogue* article “[Transformer-Coupled Front-End for Wideband A/D Converters](#)” (Volume 39, April 2005) for more information. In general, the precise values depend on the application.

Input Common Mode

The analog inputs of the AD9251 are not internally dc-biased. Therefore, in ac-coupled applications, the user must provide this bias externally. Setting the device so that $V_{CM} = AVDD/2$ is recommended for optimum performance, but the device can function over a wider range with reasonable performance, as shown in Figure xx to Figure xx.

An on-board common-mode voltage reference is included in the design and is available from the VCM pin. The VCM pin must be decoupled to ground by a 0.1 μF capacitor, as described in the Applications Information section.

TBD

Figure 31. SNR/SFDR vs. Common-Mode Voltage,
 $f_{IN} = 30.5 \text{ MHz}$, $f_s = 80 \text{ MSPS}$

TBD

Figure 32. SNR/SFDR vs. Common-Mode Voltage,
 $f_{IN} = 9.7 \text{ MHz}$, $f_s = 20 \text{ MSPS}$

Differential Input Configurations

Optimum performance is achieved while driving the AD9251 in a differential input configuration. For baseband applications, the [AD8138](#), [ADA4937-2](#), and [ADA4938-2](#) differential drivers provide excellent performance and a flexible interface to the ADC.

The output common-mode voltage of the ADA4938-2 is easily set with the VCM pin of the AD9251 (see Figure 33), and the driver can be configured in a Sallen-Key filter topology to provide band limiting of the input signal.




Figure 33. Differential Input Configuration Using the ADA4938

For baseband applications where SNR is a key parameter, differential transformer coupling is the recommended input configuration. An example is shown in Figure 34. To bias the analog input, the VCM voltage can be connected to the center tap of the secondary winding of the transformer.




Figure 34. Differential Transformer-Coupled Configuration

The signal characteristics must be considered when selecting a transformer. Most RF transformers saturate at frequencies below a few megahertz (MHz). Excessive signal power can also cause core saturation, which leads to distortion.

At input frequencies in the second Nyquist zone and above, the noise performance of most amplifiers is not adequate to achieve the true SNR performance of the AD9251. For applications where

SNR is a key parameter, differential double balun coupling is the recommended input configuration (see Figure 36).

An alternative to using a transformer-coupled input at frequencies in the second Nyquist zone is to use the AD8352 differential driver. An example is shown in Figure 37. See the [AD8352](#) data sheet for more information.

In any configuration, the value of Shunt Capacitor C is dependent on the input frequency and source impedance and may need to be reduced or removed. Table 9 displays the recommended values to set the RC network. However, these values are dependent on the input signal and should be used only as a starting guide.

Table 9. Example RC Network

Frequency Range (MHz)	R Series (Ω Each)	C Differential (pF)
0 to 70	33	15
70 to 200	33	5
200 to 300	15	5
>300	15	Open

Single-Ended Input Configuration

A single-ended input can provide adequate performance in cost sensitive applications. In this configuration, SFDR and distortion performance degrade due to the large input common-mode swing. If the source impedances on each input are matched, there should be little effect on SNR performance. Figure 35 shows a typical single-ended input configuration.




Figure 35. Single-Ended Input Configuration




Figure 36. Differential Double Balun Input Configuration




Figure 37. Differential Input Configuration Using the AD8352

VOLTAGE REFERENCE

A stable and accurate voltage reference is built into the AD9251. The input range can be adjusted by varying the reference voltage applied to the AD9251, using either the internal reference or an externally applied reference voltage. The input span of the ADC tracks reference voltage changes linearly. The various reference modes are summarized in the sections that follow. The Reference Decoupling section describes the best practices PCB layout of the reference.

Internal Reference Connection

A comparator within the AD9251 detects the potential at the SENSE pin and configures the reference into four possible modes, which are summarized in Table 10. If SENSE is grounded, the reference amplifier switch is connected to the internal resistor divider (see Figure 38), setting VREF to 1.0 V. Connecting the SENSE pin to VREF switches the reference amplifier output to the SENSE pin, completing the loop and providing a 0.5 V reference output.




Figure 38. Internal Reference Configuration

If a resistor divider is connected external to the chip, as shown in Figure 39, the switch again sets to the SENSE pin. This puts the reference amplifier in a noninverting mode with the VREF output defined as follows:

$$V_{REF} = 0.5 \times \left(1 + \frac{R2}{R1} \right)$$

The input range of the ADC always equals twice the voltage at the reference pin for either an internal or an external reference.




Figure 39. Programmable Reference Configuration

If the internal reference of the AD9251 is used to drive multiple converters to improve gain matching, the loading of the reference by the other converters must be considered. Figure 40 shows how the internal reference voltage is affected by loading.




Figure 40. VREF Accuracy vs. Load

Table 10. Reference Configuration Summary

Selected Mode	SENSE Voltage	Resulting VREF (V)	Resulting Differential Span (V p-p)
External Reference	AVDD	N/A	2 × external reference
Internal Fixed Reference	VREF	0.5	1.0
Programmable Reference	0.2 V to VREF	$0.5 \times \left(1 + \frac{R2}{R1} \right)$ (see Figure 39)	2 × VREF
Internal Fixed Reference	AGND to 0.2 V	1.0	2.0

External Reference Operation

The use of an external reference may be necessary to enhance the gain accuracy of the ADC or improve thermal drift characteristics. Figure 41 shows the typical drift characteristics of the internal reference in 1.0 V mode.




Figure 41. Typical VREF Drift

When the SENSE pin is tied to AVDD, the internal reference is disabled, allowing the use of an external reference. An internal reference buffer loads the external reference with an equivalent 6 k Ω load. The internal buffer generates the positive and negative full-scale references for the ADC core. Therefore, the external reference must be limited to a maximum of 1.0 V.

CLOCK INPUT CONSIDERATIONS

For optimum performance, clock the AD9251 sample clock inputs, CLK+ and CLK–, with a differential signal. The signal is typically ac-coupled into the CLK+ and CLK– pins via a transformer or capacitors. These pins are biased internally (see Figure 42) and require no external bias.




Figure 42. Equivalent Clock Input Circuit

Clock Input Options

The AD9251 has a very flexible clock input structure. Clock input can be a CMOS, LVDS, LVPECL, or sine wave signal. Regardless of the type of signal being used, clock source jitter is of the most concern, as described in the Jitter Considerations section.

Figure 43 and Figure 44 show two preferred methods for clocking the AD9251 (at clock rates up to 625 MHz). A low jitter clock source is converted from a single-ended signal to a differential signal using either an RF transformer or an RF balun.

The RF balun configuration is recommended for clock frequencies between 125 MHz and 625 MHz, and the RF transformer is recommended for clock frequencies from 10 MHz to 200 MHz. The back-to-back Schottky diodes across the transformer/balun secondary limit clock excursions into the AD9251 to approximately 0.8 V p-p differential.

This limit helps prevent the large voltage swings of the clock from feeding through to other portions of the AD9251 while preserving the fast rise and fall times of the signal that are critical to a low jitter performance.




Figure 43. Transformer-Coupled Differential Clock (Up to 200 MHz)




Figure 44. Balun-Coupled Differential Clock (Up to 625 MHz)

If a low jitter clock source is not available, another option is to ac couple a differential PECL signal to the sample clock input pins, as shown in Figure 45. The AD9510/AD9511/AD9512/AD9513/AD9514/AD9515/AD9516/AD9517 clock drivers offer excellent jitter performance.




Figure 45. Differential PECL Sample Clock (Up to 625 MHz)

A third option is to ac-couple a differential LVDS signal to the sample clock input pins, as shown in Figure 46. The AD9510/AD9511/AD9512/AD9513/AD9514/AD9515/AD9516/AD9517 clock drivers offer excellent jitter performance.




Figure 46. Differential LVDS Sample Clock (Up to 625 MHz)

In some applications, it may be acceptable to drive the sample clock inputs with a single-ended 1.8 V CMOS signal. In such applications, the CLK+ pin should be driven directly from a CMOS gate, and the CLK- pin should be bypassed to ground with a 0.1 µF capacitor in parallel with a 39 kΩ resistor (see Figure 47).




Figure 47. Single-Ended 1.8 V CMOS Input Clock (Up to 200 MHz)

Input Clock Divider

The AD9251 contains an input clock divider with the ability to divide the input clock by integer values between 1 and 8. If a divide ratio other than 1 is selected, the duty cycle stabilizer is automatically enabled.

The AD9251 clock divider can be synchronized using the external SYNC input. Bit 1 and Bit 2 of Register 0x100 allow the clock divider to be resynchronized on every SYNC signal or only on the first SYNC signal after the register is written. A valid SYNC causes the clock divider to reset to its initial state.

This synchronization feature allows multiple parts to have their clock dividers aligned to guarantee simultaneous input sampling.

Clock Duty Cycle

Typical high speed ADCs use both clock edges to generate a variety of internal timing signals and, as a result, may be sensitive to clock duty cycle. Commonly, a $\pm 5\%$ tolerance is required on the clock duty cycle to maintain dynamic performance characteristics.

The AD9251 contains a duty cycle stabilizer (DCS) that retimes the nonsampling (falling) edge, providing an internal clock signal with a nominal 50% duty cycle. This allows the user to provide a wide range of clock input duty cycles without affecting the performance of the AD9251. Noise and distortion performance are nearly flat for a wide range of duty cycles with the DCS on, as shown in Figure X.

Jitter in the rising edge of the input is still of paramount concern and is not easily reduced by the internal stabilization circuit. The duty cycle control loop does not function for clock rates less than 20 MHz nominally. The loop has a time constant associated with it that must be considered in applications in which the clock rate can change dynamically. A wait time of 1.5 µs to 5 µs is required after a dynamic clock frequency increase or decrease before the DCS loop is relocked to the input signal.

Jitter Considerations

High speed, high resolution ADCs are sensitive to the quality of the clock input. The degradation in SNR from the low frequency SNR (SNR_{LF}) at a given input frequency (f_{INPUT}) due to jitter (t_{JRM}) can be calculated by

$$SNR_{HF} = -10 \log[(2\pi \times f_{INPUT} \times t_{JRM})^2 + 10^{(-SNR_{LF}/10)}]$$

In the previous equation, the rms aperture jitter represents the clock input jitter specification. IF undersampling applications are particularly sensitive to jitter, as illustrated in Figure 48.




Figure 48. SNR vs. Input Frequency and Jitter

The clock input should be treated as an analog signal in cases in which aperture jitter may affect the dynamic range of the AD9251. Separate power supplies for clock drivers from the ADC output driver supplies to avoid modulating the clock signal with digital noise. Low jitter, crystal-controlled oscillators make the best clock sources. If the clock is generated from another type of source (by gating, dividing, or another method), it should be retimed by the original clock at the last step.

Refer to the AN-501 Application Note and the AN-756 Application Note (see www.analog.com for more information about jitter performance as it relates to ADCs).

POWER DISSIPATION AND STANDBY MODE

As shown in Figure 49, the power dissipated by the AD9251 is proportional to its sample rate. In CMOS output mode, the digital power dissipation is determined primarily by the strength of the digital drivers and the load on each output bit.

The maximum DRVDD current (I_{DRVDD}) can be calculated as

$$I_{DRVDD} = V_{DRVDD} \times C_{LOAD} \times f_{CLK} \times N$$

where N is the number of output bits (30, in the case of the AD9251).

This maximum current occurs when every output bit switches on every clock cycle, that is, a full-scale square wave at the Nyquist frequency of $f_{CLK}/2$. In practice, the DRVDD current is established by the average number of output bits switching, which is determined by the sample rate and the characteristics of the analog input signal.

Reducing the capacitive load presented to the output drivers can minimize digital power consumption. The data in Figure 49 was taken using the same operating conditions as those used for the Typical Performance Characteristics, with a 5 pF load on each output driver.

TBD

Figure 49. AD9251-80 Power and Current vs. Sample Rate

By asserting PDWN (either through the SPI port or by asserting the PDWN pin high), the AD9251 is placed in power-down mode. In this state, the ADC typically dissipates 1.8 mW.

During power-down, the output drivers are placed in a high impedance state. Asserting the PDWN pin low returns the AD9251 to its normal operating mode. Note that PDWN is referenced to the digital output driver supply (DRVDD) and should not exceed that supply voltage.

Low power dissipation in power-down mode is achieved by shutting down the reference, reference buffer, biasing networks, and clock. Internal capacitors are discharged when entering power-down mode and then must be recharged when returning to normal operation. As a result, wake-up time is related to the time spent in power-down mode, and shorter power-down cycles result in proportionally shorter wake-up times.

When using the SPI port interface, the user can place the Adc in power-down mode or standby mode. Standby mode allows the user to keep the internal reference circuitry powered when faster wake-up times are required. See the Memory Map section for more details.

DIGITAL OUTPUTS

The AD9251 output drivers can be configured to interface with 1.8 V to 3.3 V CMOS logic families.

The CMOS output drivers are sized to provide sufficient output current to drive a wide variety of logic families. However, large drive currents tend to cause current glitches on the supplies that may affect converter performance.

Applications requiring the ADC to drive large capacitive loads or large fanouts may require external buffers or latches.

The output data format can be selected for either offset binary or twos complement by setting the SCLK/DFS pin when operating in the external pin mode (see Table 11). As detailed in the AN-877 Application Note, *Interfacing to High Speed ADCs via SPI*, the data format can be selected for offset binary, twos complement, or gray code when using the SPI control.

Table 11. SCLK/DFS Mode Selection (External Pin Mode)

Voltage at Pin	SCLK/DFS	SDIO/DCS
AGND	Offset binary (default)	DCS disabled
DRVDD	Twos complement	DCS enabled (default)

Digital Output Enable Function (\overline{OE})

The AD9251 has a flexible three-state ability for the digital output pins. The three-state mode is enabled using the \overline{OE} pin or through the SPI interface. If the \overline{OE} pin is low, the output data drivers and DCOs are enabled. If the \overline{OE} pin is high, the output data drivers and DCOs are placed in a high impedance state. This \overline{OE} function is not intended for rapid access to the data bus. Note that \overline{OE} is referenced to the digital output driver supply (DRVDD) and should not exceed that supply voltage.

When using the SPI interface, the data outputs and DCO of each channel can be independently three-stated by using the output enable bar bit in Register 0x14. {Is this Bit 5 in Register 0x14?}

TIMING

The AD9251 provides latched data with a pipeline delay of 9 clock cycles. Data outputs are available one propagation delay (t_{PD}) after the rising edge of the clock signal.

Minimize the length of the output data lines and loads placed on them to reduce transients within the AD9251. These transients can degrade converter dynamic performance.

The lowest typical conversion rate of the AD9251 is 2 MSPS. At clock rates below 2 MSPS, dynamic performance can degrade.

Data Clock Output (DCO)

The AD9251 provides two data clock output (DCO) signals intended for capturing the data in an external register. In CMOS output mode, the data outputs are valid on the rising edge of DCO, unless the DCO clock polarity has been changed via the SPI. See Figure X for a graphical timing description.

Table 12. Output Data Format

Input (V)	Condition (V)	Offset Binary Output Mode	Twos Complement Mode	OR
VIN+ – VIN–	< –VREF – 0.5 LSB	00 0000 0000 0000	10 0000 0000 0000	1
VIN+ – VIN–	= –VREF	00 0000 0000 0000	10 0000 0000 0000	0
VIN+ – VIN–	= 0	10 0000 0000 0000	00 0000 0000 0000	0
VIN+ – VIN–	= +VREF – 1.0 LSB	11 1111 1111 1111	01 1111 1111 1111	0
VIN+ – VIN–	> +VREF – 0.5 LSB	11 1111 1111 1111	01 1111 1111 1111	1

BUILT-IN SELF-TEST (BIST) AND OUTPUT TEST

The AD9251 includes built-in test features designed to enable verification of the integrity of each channel as well as facilitate board level debugging. A built-in self-test (BIST) feature that verifies the integrity of the digital datapath of the AD9251 is included. Various output test options are also provided to place predictable values on the outputs of the AD9251.

BUILT-IN SELF-TEST (BIST)

The BIST is a thorough test of the digital portion of the selected AD9251 signal path. Perform the BIST test after a reset to ensure the part is in a known state. During BIST, data from an internal pseudorandom noise (PN) source is driven through the digital datapath of both channels starting at the ADC block output. At the datapath output, CRC logic calculates a signature from the data. The BIST sequence runs for 512 cycles and stops. Once completed, the BIST compares the signature results against a pre-determined value. If the signatures matches, the BIST sets Bit 0 of Register 0x24 signifying the test passed. If the BIST test failed, Bit 0 of Register 0x24 is cleared. The outputs are not disconnected during this test, so the PN sequence can be observed as it runs. Writing the value 0x05 to Register 0x0E runs the BIST. This enables

the BIST (Bit 0) and resets the PN sequence generator (Bit 2). At the completion of the BIST, Bit 0 of Register 0x24 is automatically cleared. The PN sequence can be continued from its last value by writing a 0 in Bit 2 in Register 0x0E. However, if the PN sequence is not reset, the signature calculation will not equal the pre-determined value at the end of the test. The user would need to rely on verifying the output data at that point.

OUTPUT TEST MODES

The output test options are shown in Figure X. When an output test mode is enabled, the analog section of the ADC is disconnected from the digital back end blocks and the test pattern is run through the output formatting block. Some of the test patterns are subject to output formatting, and some are not. The PN generators from the PN sequence tests can be reset by setting Bit 4 or Bit 5 of Register 0x0D. These tests can be performed with or without an analog signal (if present, the analog signal is ignored), but they do require an encode clock. For more information, see the AN-877 Application Note, *Interfacing to High Speed ADCs via SPI*.

CHANNEL/CHIP SYNCHRONIZATION

The AD9251 has a SYNC input that offers the user flexible synchronization options for synchronizing the internal blocks. The clock divider sync feature is useful for guaranteeing synchronized sample clocks across multiple ADCs. The signal monitor block can also be synchronized using the SYNC input, allowing properties of the input signal to be measured during a specific time period. The input clock divider can be enabled to synchronize on a single occurrence of the SYNC signal or on every occurrence.

The signal monitor block is synchronized on every SYNC input signal.

The SYNC input is internally synchronized to the sample clock; however, to ensure there is no timing uncertainty between multiple parts, the SYNC input signal should be externally synchronized to the input clock signal, meeting the setup and hold times shown in Table 5. Drive the SYNC input using a single-ended CMOS-type signal.

SERIAL PORT INTERFACE (SPI)

The AD9251 serial port interface (SPI) allows the user to configure the converter for specific functions or operations through a structured register space provided inside the ADC. The SPI gives the user added flexibility and customization, depending on the application. Addresses are accessed via the serial port and can be written to or read from via the port. Memory is organized into bytes that can be further divided into fields, which are documented in the section for detailed operational information, see AN-877 Application Note, *Interfacing to High Speed ADCs via SPI*.

CONFIGURATION USING THE SPI

Three pins define the SPI of this ADC: the SCLK/DFS, the SDIO/DCS, and the $\overline{\text{CS}}$ (see Table 13). The SCLK/DFS (a serial clock) is used to synchronize the read and write data presented from and to the ADC. The SDIO/DCS (serial data input/output) is a dual-purpose pin that allows data to be sent and read from the internal ADC memory map registers. The $\overline{\text{CS}}$ (chip select bar) is an active-low control that enables or disables the read and write cycles.

Table 13. Serial Port Interface Pins

Pin	Function
SCLK	Serial Clock. The serial shift clock input, which is used to synchronize serial interface reads and writes.
SDIO	Serial Data Input/Output. A dual-purpose pin that typically serves as an input or an output, depending on the instruction being sent and the relative position in the timing frame.
$\overline{\text{CS}}$	Chip Select Bar. An active-low control that gates the read and write cycles.

The falling edge of the $\overline{\text{CS}}$, in conjunction with the rising edge of the SCLK, determines the start of the framing. An example of the serial timing and its definitions can be found in Figure 50 and Table 5.

Other modes involving the $\overline{\text{CS}}$ are available. The $\overline{\text{CS}}$ can be held low indefinitely, which permanently enables the device; this is called streaming. The $\overline{\text{CS}}$ can stall high between bytes to allow for additional external timing. When $\overline{\text{CS}}$ is tied high, SPI functions are placed in high impedance mode. This mode turns on any SPI pin secondary functions.

During an instruction phase, a 16-bit instruction is transmitted. Data follows the instruction phase, and its length is determined by the W0 and W1 bits.

All data is composed of 8-bit words. The first bit of the first byte in a multibyte serial data transfer frame indicates whether a read command or a write command is issued. This allows the serial data input/output (SDIO) pin to change direction from an input to an output.

In addition to word length, the instruction phase determines whether the serial frame is a read or write operation, allowing the serial port to be used both to program the chip and to read the contents of the on-chip memory. If the instruction is a readback operation, performing a readback causes the serial data input/output (SDIO) pin to change direction from an input to an output at the appropriate point in the serial frame.

Data can be sent in MSB-first mode or in LSB-first mode. MSB first is the default on power-up and can be changed via the SPI port configuration register. For more information about this and other features, see the AN-877 Application Note, *Interfacing to High Speed ADCs via SPI*.

HARDWARE INTERFACE

The pins described in Table 13 comprise the physical interface between the user programming device and the serial port of the AD9251. The SCLK pin and the $\overline{\text{CS}}$ pin function as inputs when using the SPI interface. The SDIO pin is bidirectional, functioning as an input during write phases and as an output during readback.

The SPI interface is flexible enough to be controlled by either FPGAs or microcontrollers. One method for SPI configuration is described in detail in the AN-812 Application Note, *Microcontroller-Based Serial Port Interface (SPI) Boot Circuit*.

The SPI port should not be active during periods when the full dynamic performance of the converter is required. Because the SCLK signal, the $\overline{\text{CS}}$ signal, and the SDIO signal are typically asynchronous to the ADC clock, noise from these signals can degrade converter performance. If the on-board SPI bus is used for other devices, it may be necessary to provide buffers between this bus and the AD9251 to prevent these signals from transitioning at the converter inputs during critical sampling periods.

Some pins serve a dual function when the SPI interface is not being used. When the pins are strapped to AVDD or ground during device power-on, they are associated with a specific function. The Digital Outputs section describes the strappable functions supported on the AD9251.

CONFIGURATION WITHOUT THE SPI

In applications that do not interface to the SPI control registers, the SDIO/DCS pin, the SCLK/DFS pin, the $\overline{\text{OE}}$ pin, and the PDWN pin serve as standalone CMOS-compatible control pins. When the device is powered up, it is assumed that the user intends to use the pins as static control lines for the duty cycle stabilizer, output data format, output enable, and power-down feature control. In this mode, connect the CS chip select to AVDD, which disables the serial port interface.

Table 14. Mode Selection

Pin	External Voltage	Configuration
SDIO/DCS	AVDD (default)	Duty cycle stabilizer enabled
	AGND	Duty cycle stabilizer disabled
SCLK/DFS	AVDD	Twos complement enabled
	AGND (default)	Offset binary enabled
$\overline{\text{OE}}$	AVDD	Outputs in high impedance
	AGND (default)	Outputs enabled
PDWN	AVDD	Chip in power-down or standby
	AGND (default)	Normal operation

SPI ACCESSIBLE FEATURES

Table 15 provides a brief description of the general features that are accessible via the SPI. These features are described in detail in the AN-877 Application Note, *Interfacing to High Speed ADCs via SPI*. The AD9251 part-specific features are described in detail following the external memory map register table.

Table 15. Features Accessible Using the SPI

Feature Name	Description
Mode	Allows the user to set either power-down mode or standby mode
Clock Offset	Allows the user to access the DCS via the SPI
Test I/O	Allows the user to set test modes to have known data on output bits
Output Mode	Allows the user to set up outputs
Output Phase	Allows the user to set the output clock polarity
Output Delay	Allows the user to vary the DCO delay
VREF	Allows the user to set the reference voltage




Figure 50. Serial Port Interface Timing Diagram

MEMORY MAP

READING THE MEMORY MAP REGISTER TABLE

Each row in the memory map register table (see Table 16) has eight bit locations. The memory map is roughly divided into four sections: the chip configuration registers (Address 0x00 to Address 0x02); the channel index and transfer registers (Address 0x05 and Address 0xFF); the ADC functions registers, including setup, control, and test (Address 0x08 to Address 0x25); and the digital feature control registers (Address 0x100 to Address 0x11B).

The memory map register table (see Table 16) documents the default hexadecimal value for each hexadecimal address shown. The column with the heading Bit 7 (MSB) is the start of the default hexadecimal value given. For example, Address 0x18, the vref register, has a hexadecimal default value of 0xc0. This means that Bit 7 = 1, Bit 6 = 1, and the remaining bits are 0s. This setting is the default reference selection setting. The default value uses a 2.0 v p-p reference. For more information on this function and others, see the AN-877 Application Note, *Interfacing to High Speed ADCs via SPI*. This document details the functions controlled by Register 0x00 to register 0xff. The remaining registers, from Register 0x100 to Register 0x11b, are documented in the Memory Map section.

OPEN LOCATIONS

All address and bit locations that are not included in the SPI map are not currently supported for this device. Unused bits of a valid address location should be written with 0s. Writing to these locations is required only when part of an address location is open (for example, Address 0x18). If the entire address location is open (for example, Address 0x13), this address location should not be written.

DEFAULT VALUES

After the AD9251 is reset, critical registers are loaded with default values. The default values for the registers are given in the memory map register table (see Table 16).

Logic Levels

An explanation of logic level terminology follows:

- “Bit is set” is synonymous with “bit is set to Logic 1” or “writing Logic 1 for the bit.”
- “Clear a bit” is synonymous with “bit is set to Logic 0” or “writing Logic 0 for the bit.”

Transfer Register Map

Address 0x08 to Address 0x18 are shadowed. Writes to these addresses do not affect part operation until a transfer command is issued by writing 0x01 to Address 0xFF, setting the transfer bit. This allows these registers to be updated internally and simultaneously when the transfer bit is set. The internal update takes place when the transfer bit is set, and the bit autoclears.

Channel-Specific Registers

Some channel setup functions can be programmed differently for each channel. In these cases, channel address locations are internally duplicated for each channel. These registers and bits are designated in the memory map register table as local. These local registers and bits can be accessed by setting the appropriate Channel A or Channel B bits in Register 0x05. If both bits are set, the subsequent write affects the registers of both channels. In a read cycle, set only Channel A or Channel B to read one of the two registers. If both bits are set during an SPI read cycle, the part returns the value for Channel A. Registers and bits designated as global in the memory map register table affect the entire part or the channel features for which independent settings are not allowed between channels. The settings in Register 0x05 do not affect the global registers and bits.

MEMORY MAP REGISTER TABLE

All address and bit locations that are not included in Table 16 are not currently supported for this device.

Table 16.

Addr (Hex)	Register Name	Bit 7 (MSB)	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 (LSB)	Default Value (Hex)	Comments
Chip Configuration Registers											
0x00	SPI port configuration (global)	0	LSB first	Soft reset	1	1	Soft reset	LSB first	0	0x18	The nibbles are mirrored so that LSB or MSB first mode will register correctly, regardless of shift mode
0x01	Chip ID (global)	8-bit CHIP ID Bits [7:0] AD9251 = 0x23								Read only	Unique chip ID used to differentiate devices; read only
0x02	Chip grade (global)	Open	Speed Grade ID 6:4 20 Msps = 000 40 Msps = 001 65 Msps = 010 80 Msps = 011				Open			Read only	Unique speed grade ID used to differentiate devices; read only
Device Index and Transfer Registers											
0x05	Channel index	Open	Open	Open	Open	Open	Open	ADC B default	ADC A default	0xFF	Bits are set to determine which device on chip receives the next write command; the default is all devices on chip
0xFF	Transfer	Open	Open	Open	Open	Open	Open	Open	Transfer	0x00	Synchronously transfers data from the master shift register to the slave
Program Registers (May or May Not Be Indexed by Device Index)											
0x08	Modes	External power down enable (local)	External pin function 0x00 full power down 0x01 standby (local)		Open	Open		0 = chip run 1 = full power down 2 = standby 3 = chip wide digital reset (local)		0x80	Determines various generic modes of chip operation
0x09	Clock (global)	Open	Open	Open	Open			Open	Duty cycle stabilize	0x01	
0x0B	Clock divide (global)	Open				Clock divider [2:0] Clock divide ratio 000 = divide by 1 001 = divide by 2 010 = divide by 3 011 = divide by 4 100 = divide by 5 101 = divide by 6 110 = divide by 7 111 = divide by 8				0x00	The divide ratio is the value plus 1
0x0D	Test mode (local)	User test mode (local) 00 = single 01 = alternate 10 = single once 11 = alternate once		Reset PN long gen	Reset PN short gen	Output test mode [3:0] (local) 0000 = off (default) 0001 = midscale short 0010 = positive FS 0011 = negative FS 0100 = alternating checkerboard 0101 = PN 23 sequence 0110 = PN 9 sequence				0x00	When set, the test data is placed on the output pins in place of normal data

Addr (Hex)	Register Name	Bit 7 (MSB)	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 (LSB)	Default Value (Hex)	Comments
						0111 = one/zero word toggle 1000 = user input 1001 = one/zero bit toggle 1010 = 1x Sync 1011 = one bit high 1100 = Mixed bit frequency					
0x0E	BIST enable	Open				Open	BIST init	Open	BIST enable	0x00	When bit 0 is set, the BIST function is initiated
0x10	Offset adjust (local)	8-bit device offset adjustment 7:0 (local) Offset adjust in LSBs from +127 to -128 (twos complement format)								0x00	Device offset trim
0x14	Output mode	00 = 3.3 V CMOS 10 = 1.8 V CMOS		Output MUX enable (interleaved)	Output disable (local)	Open	Output invert (local)	00 = offset binary 01 = twos complement 10 = Gray code 11 = offset binary (local)		0x00	Configures the outputs and the format of the data
0x15	output_adjust	3.3 V DCO Drive Strength 00 = 1 stripe (default) 01 = 2 stripes 10 = 3 stripes 11 = 4 stripes		1.8 V DCO Drive Strength 00 = 1 stripe (default) 01 = 2 stripes 10 = 3 stripes 11 = 4 stripes		3.3 V Data Drive Strength 00 = 1 stripe (default) 01 = 2 stripes 10 = 3 stripes 11 = 4 stripes		1.8 V Data Drive Strength 00 = 1 stripe (default) 01 = 2 stripes 10 = 3 stripes 11 = 4 stripes		0x22	Determines CMOS output drive strength properties
0x16	output_phase	DCO output polarity 0 = normal 1 = inverted (local)					Input clock phase adjust [2:0] (Value is number of input clock cycles of phase delay) 000 = no delay 001 = 1 input clock cycle 010 = 2 input clock cycles 011 = 3 input clock cycles 100 = 4 input clock cycles 101 = 5 input clock cycles 110 = 6 input clock cycles 111 = 7 input clock cycles			0x00	On devices that utilize global clock divide, determines which phase of the divider output is used to supply the output clock; internal latching is unaffected
0x17	output_delay	Enable DCO delay		Enable data delay			DCO / data delay[2:0] 0 – 0.56 ns 1 – 1.12 ns ... 7 – 4.48 ns			0x00	This sets the fine output delay of the output clock but does not change internal timing
0x18	vref	Internal adjustment [1:0]; 00 = 1.25 Vpp 01 = 1.5 Vpp 10 = 1.75 Vpp 11 = 2.0 Vpp		Internal Vref adjustment 2:0; New digital scheme 000 = 1.0 Vpp 001 = 1.14 Vpp 010 = 1.33 Vpp 011 = 1.60 Vpp 100 = 2.0 Vpp						0xE0	Select and/or adjustments the Vref
0x19	user_patt1_lsb	B7	B6	B5	B4	B3	B2	B1	B0	0x00	User defined pattern 1 LSB
0x1A	user_patt1_msb	B15	B14	B13	B12	B11	B10	B9	B8	0x00	User defined pattern 1 MSB
0x1B	user_patt2_lsb	B7	B6	B5	B4	B3	B2	B1	B0	0x00	User defined pattern 2 LSB
0x1C	user_patt2_msb	B15	B14	B13	B12	B11	B10	B9	B8	0x00	User defined pattern 2 MSB
0x24	misr_lsb	Open	Open	Open	Open	Open	Open	Open	B0	0x00	Least significant byte of MISR; read only
Digital Feature Control											
0x100	Sync control	Open	Open	Open	Open	Open	Clock	Clock	Master	0x01	

Addr (Hex)	Register Name	Bit 7 (MSB)	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 (LSB)	Default Value (Hex)	Comments
	(global)						divider next sync only	divider sync enable	sync enable		
0x101	usr2	Enable OE Pin 31 (local)	Reserved [6:0] = 0							0x80	

MEMORY MAP REGISTER DESCRIPTIONS

For additional information about functions controlled in Register 0x00 to Register 0xFF, see the AN-877 Application Note, *Interfacing to High Speed ADCs via SPI*.

Sync Control (Register 0x100)

Bits[7:3]—Reserved

Bit 2—Clock Divider Next Sync Only

If the master sync enable bit (Address 0x100, Bit 0) and the clock divider sync enable bit (Address 0x100, Bit 1) are high, Bit 2 allows the clock divider to sync to the first sync pulse it receives

and to ignore the rest. The clock divider sync enable bit (Address 0x100, Bit 1) resets after it syncs.

Bit 1—Clock Divider Sync Enable

Bit 1 gates the sync pulse to the clock divider. The sync signal is enabled when Bit 1 is high and Bit 0 is high. This is continuous sync mode.

Bit 0—Master Sync Enable

Bit 0 must be high to enable any of the sync functions. If the sync capability is not used this bit should remain low to conserve power.

APPLICATIONS INFORMATION

DESIGN GUIDELINES

Before starting design and layout of the AD9251 as a system, it is recommended that the designer become familiar with these guidelines, which discuss the special circuit connections and layout requirements needed for certain pins.

Power and Ground Recommendations

When connecting power to the AD9251, it is strongly recommended that two separate supplies be used. Use one 1.8 V supply for analog (AVDD); use a separate 1.8 V to 3.3 V supply for the digital outputs (DRVDD). If a common 1.8 V AVDD and DRVDD supply must be used, the AVDD and DRVDD domains must be isolated with a ferrite bead or filter choke and separate decoupling capacitors. Several different decoupling capacitors can be used to cover both high and low frequencies. Locate these capacitors close to the point of entry at the PCB level and close to the pins of the part, with minimal trace length.

A single PCB ground plane should be sufficient when using the AD9251. With proper decoupling and smart partitioning of the PCB analog, digital, and clock sections, optimum performance is easily achieved.

Exposed Paddle Thermal Heat Sink Recommendations

The exposed paddle (Pin 0) is the only ground connection for the AD9251 and therefore it must be connected to analog ground (AGND) on the customer's PCB. To achieve the best electrical and thermal performance, mate an exposed (no solder mask) continuous copper plane on the PCB to the AD9251 exposed paddle, Pin 0.

The copper plane should have several vias to achieve the lowest possible resistive thermal path for heat dissipation to flow through the bottom of the PCB. Fill or plug these vias with nonconductive epoxy.

To maximize the coverage and adhesion between the ADC and the PCB, a silkscreen should be overlaid to partition the continuous plane on the PCB into several uniform sections. This provides several tie points between the ADC and the PCB during the reflow process. Using one continuous plane with no partitions guarantees only one tie point between the ADC and the PCB. For detailed information about packaging and PCB layout of chip scale packages, see the AN-772 Application Note, *A Design and Manufacturing Guide for the Lead Frame Chip Scale Package (LFCSP)* at www.analog.com.

VCM

The VCM pin should be decoupled to ground with a 0.1 μF capacitor, as shown in Figure 34.

RBIAS

The AD9251 requires that a 10 k Ω resistor be placed between the RBIAS pin and ground. This resistor sets the master current reference of the ADC core and should have at least a 1% tolerance.


Reference Decoupling

Externally decouple the VREF pin to ground with a low ESR, 1.0 μF capacitor in parallel with a low ESR, 0.1 μF ceramic capacitor.

SPI Port

The SPI port should not be active during periods when the full dynamic performance of the converter is required. Because the SCLK, $\overline{\text{CS}}$, and SDIO signals are typically asynchronous to the ADC clock, noise from these signals can degrade converter performance. If the on-board SPI bus is used for other devices, it may be necessary to provide buffers between this bus and the AD9251 to keep these signals from transitioning at the converter inputs during critical sampling periods.

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-220-VMMD-4

Figure 51. 64-Lead Lead Frame Chip Scale Package [LFCSP_VQ]
9 mm × 9 mm Body, Very Thin Quad (CP-64-4)
Dimensions shown in millimeters

ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option
AD9251BCPZ-80 ^{1,2}	−40°C to +85°C	64-Lead Lead Frame Chip Scale Package (LFCSP_VQ)	CP-64-4
AD9251BCPZRL7-80 ^{1,2}	−40°C to +85°C	64-Lead Lead Frame Chip Scale Package (LFCSP_VQ)	CP-64-4
AD9251BCPZ-65 ^{1,2}	−40°C to +85°C	64-Lead Lead Frame Chip Scale Package (LFCSP_VQ)	CP-64-4
AD9251BCPZRL7-65 ^{1,2}	−40°C to +85°C	64-Lead Lead Frame Chip Scale Package (LFCSP_VQ)	CP-64-4
AD9251BCPZ-40 ^{1,2}	−40°C to +85°C	64-Lead Lead Frame Chip Scale Package (LFCSP_VQ)	CP-64-4
AD9251BCPZRL7-40 ^{1,2}	−40°C to +85°C	64-Lead Lead Frame Chip Scale Package (LFCSP_VQ)	CP-64-4
AD9251BCPZ-20 ^{1,2}	−40°C to +85°C	64-Lead Lead Frame Chip Scale Package (LFCSP_VQ)	CP-64-4
AD9251BCPZRL7-20 ^{1,2}	−40°C to +85°C	64-Lead Lead Frame Chip Scale Package (LFCSP_VQ)	CP-64-4
AD9251-80EBZ ¹		Evaluation Board	
AD9251-65EBZ ¹		Evaluation Board	
AD9251-40EBZ ¹		Evaluation Board	
AD9251-20EBZ ¹		Evaluation Board	

¹ Z = RoHS Compliant Part.

² The exposed paddle (Pin 0) is the only GND connection on the chip and must be connected to the PCB AGND.

NOTES