ANALOG DEVICES

## FEATURES

RF Frequency $\mathbf{1 2 0 0 M H z}$ to $\mathbf{2 5 0 0 M H z}$
IF Frequency 40 MHZ to 450 MHz
Power Conversion Gain of 8.0dB
SSB Noise Figure of 10 dB
SSB NF with +10dBm blocker of 18dB
Input IP3 of 26 dBm
Input $P_{1 d B}$ of 11 dBm
Typical LO Drive of 0 dBm
Single-ended, $50 \Omega$ RF and LO Input Ports
High Isolation SPDT LO Input Switch
Single Supply Operation: 3.3 to 5 V
Exposed Paddle $6 \times 6$ mm, 36 Lead LFCSP Package

## APPLICATIONS

## Cellular Base Station Receivers

Main and Diversity Receiver Designs

## Radio Link Downconverters

## GENERAL DESCRIPTION

The ADL5356 utilizes two highly linear doubly balanced passive mixer cores along with integrated RF and LO balancing circuitry to enable single-ended operation. The ADL5356 incorporates two RF baluns allowing for optimal main and diversity mixer performance over a 1200 to 2500 MHz RF input frequency range using low-side LO injection for RF frequencies between $1700-2500 \mathrm{MHz}$, and high-side injection for frequencies between $1200-\mathrm{MHz}$ and 1700 MHz . (For a high side injection version for the $1700-2500 \mathrm{MHz}$ band, please contact the factory). The balanced passive mixer arrangement provides good LO to RF, typically better than -36 dBm , and excellent intermodulation performance. The balanced mixer cores also provide extremely high input linearity allowing the device to be used in demanding cellular applications where in-band blocking signals may otherwise result in the degradation of dynamic performance. A High linearity IF buffer amps follow the passive mixer cores, to yield a typical power conversion gain of 8.0 dB , and can be utilized with a wide range of output impedances. (For a higher IIP3 version of the dual mixer without the IF amplifiers, please contact the factory).

The ADL5356 provides two switched LO paths that can be utilized in TDD applications where it is desirable to rapidly alternate between two local oscillators. LO current can be

## REV.PrE

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective companies.


Figure 1. Functional Block Diagram
externally set using a resistor to minimize DC current commensurate with the desired level of performance. An additional 3 V logic pin is provided to power down $(<100 \mathrm{uA})$ the circuit when desired.

For low voltage applications, the ADL5356 is capable of operation at voltages down to 3.3 V with substantially reduced DC current.

The ADL5356 is fabricated using a BiCMOS high performance IC process. The device is available in a $6 \mathrm{~mm} \times 6 \mathrm{~mm} 36$-lead LFCSP package and operates over a $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ temperature range. An evaluation board is also available.

| RF Frequency | Single <br> Mixer | Single <br> Mixer + IF <br> Amp | Dual Mixer <br> + IF Amp |
| :--- | :--- | :--- | :--- |
| 500 MHz to <br> 1700 MHz | ADL5367 | ADL5357 | ADL5358 |
| 1200 MHz to <br> 2500 MHz | ADL5365 | ADL5355 | ADL5356 |

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
www.analog.com
Fax: 781.326.8703 © 2009 Analog Devices, Inc. All rights reserved.

## ADL5356-Specifications at $\mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}$

Table 1. $\mathrm{V}_{\mathrm{s}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}_{\mathrm{RF}}=1900 \mathrm{MHz}, \mathrm{f}_{\mathrm{LO}}=1697 \mathrm{MHz}$, LO power $=0 \mathrm{dBm}, \mathrm{Zo}=50 \Omega$, unless otherwise noted


[^0]ADL5356

## ADL5356-Specifications at $\mathrm{V}_{\mathrm{s}}=3.3 \mathrm{~V}$

Table 2. $\mathrm{V}_{\mathrm{S}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}_{\mathrm{RF}}=1900 \mathrm{MHz}, \mathrm{f}_{\mathrm{LO}}=1697 \mathrm{MHz}$, LO power $=0 \mathrm{dBm}, \mathrm{Zo}=50 \Omega$, unless otherwise noted

| Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DYNAMIC PERFORMANCE |  |  |  |  |  |
| Power Conversion Gain | Including 4:1 IF port transformer and PCB loss |  | 8.7 |  | dB |
| Voltage Conversion Gain | $Z_{\text {SOURCE }}=50 \Omega$, Differential $Z_{\text {LOAD }}=200 \Omega$ Differential |  | 15.2 |  | dB |
| SSB Noise Figure | Including 4:1 IF port transformer and PCB loss |  | 9.0 |  | dB |
| Input Third Order Intercept | $\begin{aligned} & f_{\mathrm{RF} 1}=1899.5 \mathrm{MHz}, \mathrm{f}_{\mathrm{RF2}}=1900.5 \mathrm{MHz}, \mathrm{f}_{\mathrm{LO}}=1697 \\ & \mathrm{MHz} \text {, each RF tone at }-10 \mathrm{dBm} \end{aligned}$ |  | 20 |  |  |
| Input Second Order Intercept | $\mathrm{f}_{\mathrm{RF} 1}=1900 \mathrm{MHz}, \mathrm{f}_{\mathrm{RF} 2}=1850 \mathrm{MHz}, \mathrm{f}_{\mathrm{LO}}=1697 \mathrm{MHz},$ each RF tone at -10 dBm |  | 50 |  | $\mathrm{dBm}$ |
| Input 1 dB Compression Point |  |  | 7 |  | dBm |
| POWER INTERFACE |  |  |  |  |  |
| Supply Voltage |  | 3.0 | 3.3 | 3.6 | V |
| Quiescent Current | Resistor Programmable |  | 265 |  | mA |

## ABSOLUTE MAXIMUM RATINGS

Table 2.

| Parameter | Rating |
| :--- | :--- |
| Supply Voltage, VPos | 5.5 V |
| PWDN, LOSW, VGSO, VGS1, VGS2 | 3.3 V |
| RF Input Power, DVIN, MNIN | TBD |
| Internal Power Dissipation | TBD |
| $\theta_{\mathrm{JA}}$ (Exposed Paddle Soldered Down) | TBD |
| $\theta_{\mathrm{J}}$ (At Exposed Paddle) | TBD |
| Maximum Junction Temperature | TBD |
| Operating Temperature Range | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ESD CAUTION

 ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 2. Pin Configuration

Table 3. Pin Function Descriptions

| Pin No. | Mnemonic | Function |
| :---: | :---: | :---: |
| 1 | MNIN | RF Input for Main Channel. Internally matched to 50』. Must be ac-coupled. |
| 2 | MNCT | Center Tap for Main Channel Input Balun. Should be bypassed to ground using low inductance capacitor. |
| $\begin{aligned} & 3,5,7, \\ & 12,20, \\ & 34 \end{aligned}$ | COMM | Device Common (DC Ground). |
| $\begin{aligned} & 4,6,10, \\ & 16,21, \\ & 30,36 \end{aligned}$ | VPOS | Positive Supply Voltage. |
| 8 | DVCT | Center Tap for Diversity Channel Input Balun. Should be bypassed to ground using low inductance capacitor. |
| 9 | DVIN | RF Input for Diversity Channel. Internally matched to $50 \Omega$. Must be ac-coupled. |
| 11 | DVGM | Diverstiy Amplifier Bias Setting. Connect $1.2 \mathrm{k} \Omega$ resistor to ground for typical operation. |
| 13, 14 | DVOP, DVON | Diversity Channel Differential Open-Collector Outputs. DVOP and DVON should be pulled-up to VCC using external inductors. |
| 15 | DVLE | Diversity Channel External Inductor. Connect 10nH inductor to ground for typical operation. |
| 17 | DVLG | Diverstiy Channel LO Buffer Bias Setting. Connect $390 \Omega$ resistor to ground for typical operation. |
| 18,28 | NC | No Connect. |
| 19, | LOI1 | Local Oscillator Input 1. Internally matched to $50 \Omega$. Must be ac-coupled. |
| 22 | PWDN | Connect to Ground for Normal Operation. Connect pin to 3.3V for disable mode. |
| 23 | LOSW | Local Oscillator Input Selection Switch. Set LOSW high to select LOI1, and set low to select LOI2. |
| $\begin{aligned} & 24,25, \\ & 26 \end{aligned}$ | $\begin{aligned} & \text { VGSO, VGS1, } \\ & \text { VGS2 } \end{aligned}$ | Gate to Source Control Voltages. For typical operation set VGS2 high and VGS0 and VGS1 to low logic level. |
| 27 | LOI2 | Local Oscillator Input 2. Internally matched to $50 \Omega$. Must be ac-coupled. |
| 29 | MNLG | Main Channel LO Buffer Bias Setting. Connect $390 \Omega$ resistor to ground for typical operation. |
| 31 | MNLE | Main Channel External Inductor. Connect 10nH inductor to ground for typical operation. |
| 32,33 | MNOP, MNON | Main Channel Differential Open-Collector Outputs. MNOP and MNON should be pulled-up to VCC using external inductors. |
| 35 | MNGM | Main Amplifier Bias Setting. Connect $1.2 \mathrm{k} \Omega$ resistor to ground for typical operation. |

## TYPICAL PERFORMANCE CHARACTERISTICS-PRELIMINARY DATA

$\mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, as measured using typical circuit schematic with low-side LO unless otherwise noted.


Figure 3. Conversion Gain versus RF Frequency


Figure 4. IIP3 versus RF Frequency


Figure 5. IP1dB versus RF Frequency


Figure 6. Single-Sideband NF versus RF Frequency


Figure 7. Single-Sideband NF versus Blocker Level at 1950 MHz


Figure 8. LO to RF Leakage versus LO Frequency

## Preliminary Technical Data

## TYPICAL PERFORMANCE CHARACTERISTICS-PRELIMINARY DATA

$\mathrm{V}_{\mathrm{S}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, as measured using typical circuit schematic with low-side LO unless otherwise noted.


Figure 9. Conversion Gain versus RF Frequency


Figure 10. IIP3 versus RF Frequency


Figure 11. IP1dB versus RF Frequency


Figure 12. Single-Sideband NF versus RF Frequency


Figure 13. Channel to Channel Isolation vs. RF Frequency


Figure 14. LO to RF Leakage versus LO Frequency

## EVALUATION BOARD SCHEMATIC



Figure 9. Evaluation Board Schematic.

Table 3. Eval Board Configuration

| Components | Function | Default Conditions |
| :---: | :---: | :---: |
| $\begin{aligned} & \text { C1, C4, C5, C8, C10, C12, } \\ & \text { C13, C15, C18, C21, C22, } \\ & \text { C23, C24, C25, C26 } \end{aligned}$ | Power Supply Decoupling. Nominal supply decoupling consists a $0.01 \mu \mathrm{~F}$ capacitor to ground in parallel with 10 pF capacitors to ground positioned as close to the device as possible. | $\begin{aligned} & \mathrm{C} 10=4.7 \mu \mathrm{~F} \text { (size } 3216 \text { ) } \\ & \mathrm{C} 1, \mathrm{C}, \mathrm{C} 12, \mathrm{C} 21=150 \mathrm{pF} \text { (size 0402) } \\ & \mathrm{C} 4, \mathrm{C}, \mathrm{C} 22, \mathrm{C} 23, \mathrm{C} 24, \mathrm{C} 25, \mathrm{C} 26=10 \mathrm{pF} \\ & \text { (size 0402) } \\ & \text { C13, C15, C18 }=0.1 \mu(\text { size } 0402) \end{aligned}$ |
| $\begin{aligned} & \text { Z1-Z4, C2, C3, C6, C7, C9, } \\ & \text { C22 } \end{aligned}$ | RF Main and Diversity Input Interface. Main and Diversity input channels are ac-coupled through C9 and C22. Z1-Z4 provides additional component placement for external matching/filter networks. C2, C3, C6, and C7 provide bypassing for the center taps of the main and diversity on-chip input baluns. | C2, C7 = 10pF (size 0402) <br> C3, C6 $=0.01 \mu \mathrm{~F}$ (size 0402) <br> C9, C22 = 22pF (size 0402) <br> Z1-Z4 = open (size 0402) |
| $\begin{aligned} & \text { T1, T2, C17, C19, C20, C27, } \\ & \text { C28, C29, C30, C31, C32, } \\ & \text { C33, L1, L2, L4, L5, R3, R6, } \\ & \text { R9, R10 } \end{aligned}$ | IF Main and Diversity Output Interface. The open collector IF output interfaces are biased through pull-up choke inductors L1, L2, L4, and L5, with R3 and R6 available for additional supply bypassing. T1 and T2 are 4:1 impedance transformers used to provide a single ended IF output interface, with C27 and C28 providing center-tap bypassing. C17, C19, C20, C29, C30, C31, C32, and C33 ensure an ac-coupled output interface. R9 and R10 should be removed for balanced output operation. | ```C17, C19, C20, C29-C33 = 0.001 \muF (size 0402) C27, C28 = 150pF (size 0402) T1, T2 = TC4-1T+ (MiniCircuits) L1, L2, L4, L5 = 330 nH (size 0805) R3, R6, R9, R10 = 0 \Omega(size 0402)``` |
| C14, C16, R15, LOSEL | LO Interface. C14 and C16 provide ac-coupling for the LOI1 and LOI2 local oscillator inputs. LOSEL selects the appropriate LO input for both mixer cores. R15 provides a pull-down to ensure LOI2 is enabled when the LOSEL jumper is removed. Jumper can be removed to allow LOSEL interface to be excercised using external logic generator. | $\begin{aligned} & \mathrm{C} 14, \mathrm{C} 16=10 \mathrm{pF} \text { (size 0402) } \\ & \mathrm{R} 15=10 \mathrm{k} \Omega \text { (size 0402) } \\ & \text { LOSEL }=2 \text {-pin shunt } \end{aligned}$ |
| R19, PWDN | PWDN Interface. When the PWDN 2-pin shunt is inserted the ADL5356 is powered down. When open R19 pulls the PWDN logic low and enables the device. Jumper can be removed to allow PWDN interface to be excercised using external logic generator. It is permissible to ground the pwrdn pin for nominal operation. | $\mathrm{R} 19=10 \mathrm{k} \Omega$ (size 0402) PWDN = 2-pin shunt |
| $\begin{aligned} & \text { R1, R2, R4, R5,L3, L6, R7, } \\ & \text { R8, R11, R12, R13, R14, } \\ & \text { R16, R17, C34 } \end{aligned}$ | Bias Control. R16 and R17 form a voltage divider to provide a 3V for logic control, bypassed to ground through C34. R7, R8, R11, R12, R13, and R14 provide resistor programmability of VGS0, VGS1 and VGS2. Typically these nodes can be hard-wired for nominal operation. It is permissible to ground these pins for nominal operation. R2 and R5 set the bias point for the internal LO buffers. R1 and R4 set the bias point for the internal IF amplifiers. L3 and L6 are external inductors used to improve isolation and common mode rejection. | $\begin{aligned} & \mathrm{R} 1, \mathrm{R} 4=1.54 \mathrm{k} \Omega \text { (size 0402) } \\ & \mathrm{R} 2, \mathrm{R} 5=390 \Omega \text { (size 0402) } \\ & \mathrm{L} 3, \mathrm{~L} 6=0 \Omega \text { (size 0603) } \\ & \mathrm{R} 12, \mathrm{R} 13, \mathrm{R} 14=\text { open (size 0402) } \\ & \mathrm{R} 7, \mathrm{R} 8, \mathrm{R} 11=0 \Omega \text { (size 0402) } \\ & \mathrm{R} 16=10 \mathrm{k} \Omega \text { (size 0402) } \\ & \mathrm{R} 17=15 \mathrm{k} \Omega \text { (size } 0402) \\ & \mathrm{C} 34=1 \mathrm{nF} \text { (size 0402) } \end{aligned}$ |

## OUTLINE DIMENSIONS

36-Lead Lead Frame Chip Scale Package [LFCSP_VQ] $6 \times 6 \mathrm{~mm}$ Body, Very Thin Quad (CP-36-1)
Dimensions shown in millimeters


COMPLIANT TO JEDEC STANDARDS MO-220-VJJD-1
Figure 10. 36-Lead Lead Frame Chip Scale Package [LFCSP_VQ] $6 \mathrm{~mm} \times 6 \mathrm{~mm}$ Body, Very Thin Quad (CP-36-1)) Dimensions shown in millimeters

| ORDERING GUIDE |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Models | Temperature <br> Range | Package Description | Package <br> Option | Branding | Transport <br> Media Quantity |
| ADL5356XCPZ-R7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $36-$-Lead Lead Frame Chip Scale Package <br> [LFCSP_VQ] | CP-36-1 | TBD | TBD, Reel |
| ADL5356XCPZ-WP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 36-Lead Lead Frame Chip Scale Package <br> [LFCSP_VQ] <br> Evaluation Board | CP-36-1 | TBD | TBD, Waffle Pack |
| ADL5356-EVALZ |  |  | 1 |  |  |


[^0]:    Supply voltage must be applied from external circuit through external inductors.

