FEATURES<br>RF Frequency 500 MHz to 1700 MHz<br>IF Range 40 - $\mathbf{3 5 0 M H z}$<br>Power Conversion Gain of 8.5 dB<br>SSB Noise Figure of 9.1 dB<br>SSB Noise Figure with 10dBm Blocker of 17dB<br>Input IP3 of $\mathbf{2 6 . 5 d B m}$<br>Input $P_{\text {did }}$ of 10.6 dBm<br>Typical LO Drive of 0 dBm<br>Single-ended, $50 \Omega$ RF and LO Input Ports<br>High Isolation SPDT LO Input Switch<br>Single Supply Operation: 3.3 to 5 V<br>Exposed Paddle $5 \times 5$ mm, 20 Lead LFCSP Package<br>2000V HBM / 500V FICDM ESD Performance

## APPLICATIONS

## Cellular Base Station Receivers

Transmit Observation Receivers
Radio Link Downconverters

## GENERAL DESCRIPTION

The ADL5357 utilizes a highly linear doubly balanced passive mixer core along with integrated RF and LO balancing circuitry to allow for single-ended operation. The ADL5357 incorporates an RF balun allowing for optimal performance over a 500 to 1700 MHz RF input frequency range using high-side LO injection for RF frequencies between 500 MHz to 1100 MHz , and low side injection for RF frequencies between 1100 MHz and 1700 MHz . (For low side injection at RF Frequencies between 700 MHz and 1100 MHz , please contact the factory.) The balanced passive mixer arrangement provides good LO to RF leakage, typically better than -25 dBm , and excellent intermodulation performance. The balanced mixer core also provides extremely high input linearity allowing the device to be used in demanding cellular applications where in-band blocking signals may otherwise result in the degradation of dynamic performance. A high linearity IF buffer amp follows the passive mixer core, to yield a typical power conversion gain of 8.5 dB , and can be utilized with a wide range of output impedances. (For a higher IIP3 version of the single mixer without the IF amplifiers, please contact the factory).

REV. PrD
Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective companies.


Figure 1. Functional Block Diagram
The ADL5357 provides two switched LO paths that can be utilized in TDD applications where it is desirable to ping-pong between two local oscillators. LO current can be externally set using a resistor to minimize DC current commensurate with the desired level of performance. An additional logic pin is provided to power down $(<100 \mathrm{uA})$ the circuit when desired.

For low voltage applications, the ADL5357 is capable if operation at voltages down to 3.3 V with substantially reduced current.

The ADL5357 is fabricated using a BiCMOS high performance IC process. The device will be available in a $5 \mathrm{~mm} \times 5 \mathrm{~mm} 20-$ lead LFCSP package and operates over a $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ temperature range. An evaluation board is also available.

| RF Frequency | Single <br> Mixer | Single <br> Mixer + IF <br> Amp | Dual Mixer <br> + IF Amp |
| :--- | :--- | :--- | :--- |
| 500 MHz to <br> 1700 MHz | ADL5367 | ADL5357 | ADL5358 |
| 1200 MHz to <br> 2500 MHz | ADL5365 | ADL5355 | ADL5356 |

[^0]Fax: 781.326.8703 © 2009 Analog Devices, Inc. All rights reserved.

## ADL5357-Specifications

Table 1. $\mathrm{V}_{\mathrm{s}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}_{\mathrm{RF}}=900 \mathrm{MHz}, \mathrm{f}_{\mathrm{LO}}=1103 \mathrm{MHz}$, LO power $=0 \mathrm{dBm}, \mathrm{Zo}=50 \Omega$, unless otherwise noted

| Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| RF INPUT INTERFACE <br> Return Loss <br> Input Impedance <br> RF Frequency Range | Tunable to >20dB over a limited bandwidth | 500 | $\begin{aligned} & 13 \\ & 50 \end{aligned}$ | 1700 | dB <br> $\Omega$ <br> MHz |
| OUTPUT INTERFACE <br> Output Impedance <br> IF Frequency Range DC Bias Voltage ${ }^{1}$ | Differential impedance, $\mathrm{f}=200 \mathrm{MHz}$ <br> Externally generated | 40 | $\begin{aligned} & 200 \\ & \mathrm{~V}_{\mathrm{s}} \end{aligned}$ | 450 | $\Omega$ <br> MHz <br> V |
| LO INTERFACE <br> LO Power <br> Return Loss Input Impedance LO Frequency Range | High or Low Side LO Injection | $-3$ $700$ | $\begin{aligned} & 0 \\ & 12 \\ & 50 \end{aligned}$ | $+10$ $1500$ | dBm <br> dB <br> $\Omega$ <br> MHz |
| DYNAMIC PERFORMANCE <br> Power Conversion Gain <br> Voltage Conversion Gain | Including 4:1 IF port transformer and PCB loss <br> $Z_{\text {SOURCE }}=50 \Omega$, Differential $Z_{\text {LOAD }}=200 \Omega$ <br> Differential |  | 8.5 14.8 |  | dB <br> dB |
| SSB Noise Figure |  |  | 9.1 |  | dB |
| SSB Noise Figure Under-Blocking | 10dBm Blocker present $+/-5 \mathrm{MHz}$ from wanted RF input, LO source filtered |  | 18 |  | dB |
| Input Third Order Intercept | $\begin{aligned} & f_{\mathrm{RF} 1}=900 \mathrm{MHz}, \mathrm{f}_{\mathrm{FF2}}=901 \mathrm{MHz}, \mathrm{f}_{\mathrm{LO}}=1103 \mathrm{MHz}, \\ & \text { each RF tone at }-10 \mathrm{dBm} \end{aligned}$ |  | 26.5 |  | dBm |
| Input Second Order Intercept | $\mathrm{f}_{\mathrm{RF} 1}=900 \mathrm{MHz}, \mathrm{f}_{\mathrm{RF} 2}=950 \mathrm{MHz}, \mathrm{f}_{\mathrm{LO}}=1103 \mathrm{MHz},$ $\text { each RF tone at }-10 \mathrm{dBm}$ |  | 57 |  | dBm |
| Input 1 dB Compression Point |  |  | 10.6 |  | dBm |
| LO to IF Output Leakage | Unfiltered IF Output |  | -11 |  | dBm |
| LO to RF Input Leakage |  |  | -45 |  | dBm |
| RF to IF Output Isolation |  |  | 41 |  | dB |
| IF/2 Spurious | -10 dBm Input Power |  | -70 |  | dBc |
| IF/3 Spurious | -10dBm Input Power |  | -82 |  | dBC |
| POWER INTERFACE <br> Supply Voltage <br> Quiescent Current | Resistor Programmable | 3.3 | $\begin{gathered} 5 \\ 190 \end{gathered}$ | 5.5 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~mA} \end{aligned}$ |

[^1]ADL5357

## ADL5357-Specifications at VS=3.3V

Table 2. $\mathrm{V}_{\mathrm{s}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}_{\mathrm{RF}}=900 \mathrm{MHz}, \mathrm{f}_{\mathrm{LO}}=1103 \mathrm{MHz}$, LO power $=0 \mathrm{dBm}, \mathrm{Zo}=50 \Omega$, unless otherwise noted

| Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DYNAMIC PERFORMANCE |  |  |  |  |  |
| Power Conversion Gain | Including 4:1 IF port transformer and PCB loss |  | 9.5 |  | dB |
| Voltage Conversion Gain | $Z_{\text {SOURCE }}=50 \Omega$, Differential $Z_{\text {LOAD }}=200 \Omega$ Differential |  | 16 |  | dB |
| SSB Noise Figure | Including 4:1 IF port transformer and PCB loss |  | 8.6 |  | dB |
| Input Third Order Intercept | $\begin{aligned} & f_{R F 1}=899.5 \mathrm{MHz}, f_{\mathrm{RF} 2}=900.5 \mathrm{MHz}, \mathrm{f}_{\mathrm{LO}}=1097 \mathrm{MHz} \\ & \text { each RF tone at }-10 \mathrm{dBm} \end{aligned}$ |  | 19 |  | dBm |
| Input Second Order Intercept | $\mathrm{f}_{\mathrm{RF} 1}=900 \mathrm{MHz}, \mathrm{f}_{\mathrm{RF} 2}=850 \mathrm{MHz}, \mathrm{f}_{\mathrm{LO}}=1097 \mathrm{MHz},$ $\text { each RF tone at }-10 \mathrm{dBm}$ |  | 50 |  | dBm |
| Input 1 dB Compression Point |  |  | 6 |  | dBm |
| POWER INTERFACE |  |  |  |  |  |
| Supply Voltage |  | 3.0 | 3.3 | 3.6 | V |
| Quiescent Current | Resistor Programmable |  | 120 |  | mA |

ABSOLUTE MAXIMUM RATINGS

Table 2.

| Parameter | Rating |
| :--- | :--- |
| Supply Voltage, VPOS | 5.5 V |
| PWDN, LOSW, VGSO, VGS1 | TBD |
| RF Input Power RFIN | TBD |
| Internal Power Dissipation | TBD |
| $\theta_{\text {JA }}$ (Exposed Paddle Soldered Down) | TBD |
| $\theta_{\mathrm{JC}}$ (At Exposed Paddle) | TBD |
| Maximum Junction Temperature | TBD |
| Operating Temperature Range | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ESD CAUTION

|  | ESD (electrostatic discharge) sensitive device. <br> Charged devices and circuit boards can discharge <br> without detection. Although this product features <br> patented or proprietary protection circuitry, damage <br> may occur on devices subjected to high energy ESD. <br> Therefore, proper ESD precautions should be taken to <br> avoid performance degradation or loss of functionality. |
| :--- | :--- |

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 2. Pin Configuration

Table 3. Pin Function Descriptions

| Pin No. | Mnemonic | Function |
| :--- | :--- | :--- |
| 1 | VPIF | Positive Supply Voltage for IF Amplifier: 5.00 V. |
| 2 | RFIN | RF Input. Must be ac-coupled. |
| 3 | RFCT | RF Balun Center Tap (AC Ground). |
| 4,5 | COMM | Device Common (DC Ground). |
| 6,8 | VLO3, VLO2 | Positive Supply Voltage for LO Amplifier. |
| 7 | LGM3 | LO Amplifier Bias Control. |
| 9 | LOSW | LO Switch. |
| 10 | NC | No Connect. |
| 11,15 | LOI1, LOI2 | LO Input. Must be ac-coupled. |
| 12,13 | VGSO, VGS1 | Mixer Gate Bias Control. Ground for nominal operation. |
| 14 | VPSW | Positive Supply Voltage for LO Switch. |
| 16 | LEXT | IF Return (Ground) |
| 17 | PWDN | Connect to Ground for Normal Operation. Connect pin to 3.3V for disable mode. |
| 18,19 | IFON, IFOP | Differential IF output (Open Collectors). Each requires DC bias of 5.00 V (Nominal). |
| 20 | IFGM | IF Amplifier Bias Control. |

## TYPICAL PERFORMANCE CHARACTERISTICS

$\mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, as measured using typical circuit schematic with high-side LO unless otherwise noted.


Figure 3. Conversion Gain versus RF Frequency


Figure 4. IIP3 versus RF Frequency


Figure 5. IP1dB versus RF Frequency


Figure 6. Single-Sideband NF versus RF Frequency


Figure 7. LO to RF Leakage versus LO Frequency

## Preliminary Technical Data

ADL5357

## EVALUATION BOARD

An evaluation board is available for the family of double balanced mixers, including ADL5355 and ADL5357. The standard evaluation board schematic is presented in Figure 8. The evaluation board is fabricated on a multilayer Rogers board. Table 4 details the various configuration options of the evaluation board.


Figure 8. Evaluation Board Schematic.

Table 4. Eval Board Configuration

| Components | Function | Default Conditions |
| :---: | :---: | :---: |
| $\begin{aligned} & \text { C2, C6, C8, C18, C19, C20, } \\ & \text { C21 } \end{aligned}$ | Power Supply Decoupling. Nominal supply decoupling consists a 10 $\mu \mathrm{F}$ capacitor to ground in parallel with 10pF capacitors to ground positioned as close to the device as possible. | $\begin{aligned} & \hline \mathrm{C} 2=10 \mu \mathrm{~F} \text { (size 0603) } \\ & \mathrm{C} 6, \mathrm{C} 8, \mathrm{C} 20, \mathrm{C} 21=10 \mathrm{pF} \text { (size 0402) } \\ & \mathrm{C} 18, \mathrm{C} 19=100 \mathrm{pF} \text { (size 0402) } \\ & \hline \end{aligned}$ |
| C1, C4, C5 | RF Input Interface. The input channels is ac-coupled through C1. C4 and C5 provide bypassing for the center taps of the RF input baluns. | $\begin{aligned} & \mathrm{C} 1=22 \mathrm{pF}(\text { size 0402) } \\ & \mathrm{C} 4=10 \mathrm{pF}(\text { size 0402) } \\ & \mathrm{C} 5=0.01 \mu \mathrm{~F}(\text { size 0402 }) \end{aligned}$ |
| $\begin{aligned} & \text { T1, C17, L4, L5, R1, R24, } \\ & \text { R25 } \end{aligned}$ | IF Output Interface. The open collector IF output interfaces are biased through pull-up choke inductors L4 and L5. T1 is a 4:1 impedance transformer used to provide a single ended IF output interface, with C17 providing center-tap bypassing. R1 should be | $\begin{aligned} & \mathrm{C} 17=150 \mathrm{pF} \text { (size 0402) } \\ & \mathrm{T} 1=\mathrm{TC} 4-1 \mathrm{~W}+\text { (MiniCircuits) } \\ & \mathrm{L} 4, \mathrm{~L} 5=470 \mathrm{nH} \text { (size 1008) } \end{aligned}$ |


|  | removed for balanced output operation. | R1, R24, R25 $=0 \Omega$ (size 0402) |
| :---: | :---: | :---: |
| C10, C12, R4 | LO Interface. C10 and C12 provide ac-coupling for the LO1_IN and LO2_IN local oscillator inputs. LOSEL selects the appropriate LO input for both mixer cores. R4 provides a pull-down to ensure LO1_IN is enabled when the LOSEL test point has logic low. LO2_IN is enabled when LOSEL is pulled to logic high. | $\begin{aligned} & \mathrm{C} 10, \mathrm{C} 12=10 \mathrm{pF}(\text { size 0402) } \\ & \mathrm{R} 4=10 \mathrm{k} \Omega(\text { size } 0402) \end{aligned}$ |
| R21 | PWDN Interface. R21 pulls the PWDN logic low and enables the device. PWR_UP test point allows PWDN interface to be excercised using external logic generator. It is permissible to ground the PWDN pin for nominal operation. | $\mathrm{R} 21=10 \mathrm{k} \Omega$ (size 0402) |
| $\begin{aligned} & \text { C22, L3, R9, R14, R22, R23, } \\ & \text { VGS0, VGS1 } \end{aligned}$ | Bias Control. R22 and R23 form a voltage divider to provide a 3 V for logic control, bypassed to ground through C22. VGSO and VGS1 jumpers provide programmability at pin VGS0 and VGS1. It is recommeded to pull these two pins to ground for nominal operation. R9 sets the bias point for the internal LO buffers. R14 sets the bias point for the internal IF amplifiers. | $\begin{aligned} & \mathrm{C} 22=1 \mathrm{nF}(\text { size 0402 }) \\ & \mathrm{L} 3=0 \Omega(\text { size 0603 }) \\ & \mathrm{R} 9=1.1 \mathrm{k} \Omega(\text { size 0402 }) \\ & \mathrm{R} 14=910 \Omega(\text { size 0402 }) \\ & \mathrm{R} 22=10 \mathrm{k} \Omega(\text { size 0402 }) \\ & \mathrm{R} 23=15 \mathrm{k} \Omega(\text { size 0402 }) \\ & \mathrm{VGS}=\mathrm{VGS} 1=3 \text {-pin shunt } \end{aligned}$ |

## OUTLINE DIMENSIONS

20-Lead Lead Frame Chip Scale Package [LFCSP_VQ]
$5 \times 5 \mathrm{~mm}$ Body, Very Thin Quad (CP-20-5)
Dimensions shown in millimeters


COMPLIANT TO JEDEC STANDARDS MO-220-VHHC
Figure 9. 20-Lead Lead Frame Chip Scale Package [LFCSP_VQ]
$5 \mathrm{~mm} \times 5 \mathrm{~mm}$ Body, Very Thin Quad (CP-20-5)) Dimensions shown in millimeters

## ORDERING GUIDE

| Models | Temperature <br> Range | Package Description | Package <br> Option | Transport <br> Branding |
| :--- | :--- | :--- | :--- | :--- |
| Media Quantity |  |  |  |  |

[^2]
[^0]:    One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
    Tel: 781.329.4700
    www.analog.com

[^1]:    ${ }^{1}$ Supply voltage must be applied from external circuit through choke inductors

[^2]:    ${ }^{1} Z=P b$-free part.

