Xstream

## FEATURES

Optimized for dc to 3.75 Gbps data
Programmable input equalization
Up to 22 dB boost at 1.875 GHz
Compensates up to 30 meters of CX4 cable up to 3.75 Gbps
Compensates up to 40 inches of FR4 up to 3.75 Gbps
Programmable output pre-emphasis/de-emphasis
Up to 12 dB boost at 1.875 GHz ( 3.75 Gbps )
Compensates up to 15 meters of CX4 cable up to 3.75 Gbps
Compensates up to 40 inches of FR4 up to 3.75 Gbps
Flexible 1.8 V to 3.3 V core supply
Per lane $\mathrm{P} / \mathrm{N}$ pair inversion for routing ease
Low power: $125 \mathrm{~mW} / \mathrm{ch}$ annel up to 3.75 Gbps
DC- or ac-coupled differential CML inputs
Programmable CML output levels
$50 \Omega$ on-chip termination
Loss-of-signal detection
Temperature range operation: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Supports 8b10b, scrambled, or uncoded NRZ data
$I^{2} \mathrm{C}$ control interface
64-lead LFSCP (QFN) package

## APPLICATIONS

10GBase-CX4
HiGig ${ }^{\text {™ }}$
InfiniBand
$1 \times 2 \times$ Fibre Channel
XAUI
Gigabit Ethernet over backplane or cable
CPRI ${ }^{\text {M }}$
$50 \Omega$ cables

FUNCTIONAL BLOCK DIAGRAM


Figure 1.

## GENERAL DESCRIPTION

The ADN8102 is a quad bidirectional CX4 cable/backplane equalizer with eight differential PECL-/CML-compatible inputs with programmable equalization and eight differential CML outputs with programmable output levels and pre-emphasis or de-emphasis. The operation of this device is optimized for NRZ data at rates up to 3.75 Gbps.
The receive inputs provide programmable equalization to compensate for up to 30 meters of CX4 cable ( 24 AWG) or 40 inches of FR4, and programmable pre-emphasis to compensate for up to 15 meters of CX4 cable ( 24 AWG) or 40 inches of FR4 at 3.75 Gbps . Each channel also provides programmable loss-ofsignal detection and loopback capability for system testing and debugging.
The ADN8102 is controlled through toggle pins, an $\mathrm{I}^{2} \mathrm{C}^{\circ}$ control interface that provides more flexible control, or a combination of both. Every channel implements an asynchronous path supporting dc to 3.75 Gbps NRZ data, fully independent of other channels. The ADN8102 has low latency and very low channel-to-channel skew.

The main application for the ADN8102 is to support switching in chassis-to-chassis applications over CX4 or InfiniBand ${ }^{*}$ cables.
The ADN8102 is packaged in a $9 \mathrm{~mm} \times 9 \mathrm{~mm} 64$-lead LFCSP (QFN) package and operates from $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

Rev. A
Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
Fax: 781.461.3113
©2008 Analog Devices, Inc. All rights reserved.

## ADN8102

## TABLE OF CONTENTS

Features1
Applications. .....  1
Functional Block Diagram .....  1
General Description .....  1
Revision History ..... 2
Specifications ..... 3
Timing Specifications ..... 5
Absolute Maximum Ratings ..... 6
ESD Caution ..... 6
Pin Configuration and Function Descriptions ..... 7
Typical Performance Characteristics ..... 9
Theory of Operation ..... 16
Introduction ..... 16
Receivers ..... 16
Equalization Settings ..... 17
REVISION HISTORY
8/08-Rev. 0 to Rev. A
Changes to Features Section ..... 1
Changes to Loss of Signal/Signal Detect Section ..... 18
Added Recommended LOS Settings Section ..... 18
Deleted Figure 39; Renumbered Sequentially ..... 18
Exposed Paddle Notation Added to Outline Dimensions ..... 31
Lane Inversion ..... 18
Loopback ..... 19
Transmitters ..... 20
Selective Squelch and Disable ..... 25
$I^{2} \mathrm{C}$ Control Interface ..... 26
Serial Interface General Functionality ..... 26
$I^{2} \mathrm{C}$ Interface Data Transfers-Data Write ..... 26
$I^{2} \mathrm{C}$ Interface Data Transfers-Data Read ..... 27
PCB Design Guidelines ..... 28
Power Supply Connections and Ground Planes ..... 28
Transmission Lines ..... 28
Soldering Guidelines for Chip Scale Package. ..... 28
Register Map ..... 29
Outline Dimensions ..... 31
Ordering Guide ..... 31

## 5/08-Revision 0: Initial Version

## SPECIFICATIONS

$\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{TTI}}=\mathrm{V}_{\mathrm{TTO}}=\mathrm{V}_{\mathrm{CC}}, \mathrm{R}_{\mathrm{L}}=50 \Omega$, differential output swing $=800 \mathrm{mV}$ p-p differential, 3.75 Gbps , PRBS $2^{7}-1$, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.

Table 1.

| Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DYNAMIC PERFORMANCE <br> Maximum Data Rate/Channel (NRZ) <br> Deterministic Jitter <br> Random Jitter <br> Residual Deterministic Jitter <br> With Input Equalization <br> With Output Pre-Emphasis <br> Output Rise/Fall Time <br> Propagation Delay Channel-to-Channel Skew | Data rate $<3.75 \mathrm{Gbps} ; \mathrm{BER}=1 \times 10^{-12}$ $V_{c c}=1.8 \mathrm{~V}$ <br> Data rate < 3.25 Gbps; 0 inches to 40 inches FR4 <br> Data rate $<3.25 \mathrm{Gbps} ; 0$ meters to 30 meters CX4 <br> Data rate $<3.75 \mathrm{Gbps} ; 0$ inches to 40 inches FR4 <br> Data rate $<3.75 \mathrm{Gbps} ; 0$ meters to 30 meters CX4 <br> Data rate $<3.25 \mathrm{Gbps} ; 0$ inches to 40 inches FR4 <br> Data rate $<3.25 \mathrm{Gbps} ; 0$ meters to 15 meters CX4 <br> Data rate $<3.75 \mathrm{Gbps} ; 0$ inches to 40 inches FR4 <br> Data rate $<3.75 \mathrm{Gbps} ; 0$ meters to 15 meters CX4 20\% to 80\% | 3.75 | $\begin{aligned} & 33 \\ & 1.5 \\ & \\ & 0.20 \\ & 0.19 \\ & 0.24 \\ & 0.21 \\ & 0.13 \\ & 0.37 \\ & 0.14 \\ & 0.41 \\ & 75 \\ & 1 \\ & 50 \\ & \hline \end{aligned}$ |  | Gbps <br> ps p-p <br> ps rms <br> UI <br> UI <br> UI <br> UI <br> UI <br> UI <br> UI <br> UI <br> ps <br> ns <br> ps |
| OUTPUT PRE-EMPHASIS <br> Equalization Method Maximum Boost <br> Pre-Emphasis Tap Range | 1-tap programmable pre-emphasis 800 mV p-p output swing 200 mV p-p output swing Minimum <br> Maximum |  | $\begin{aligned} & 6 \\ & 12 \\ & 2 \\ & 12 \end{aligned}$ |  | dB <br> dB <br> mA <br> mA |
| INPUT EQUALIZATION <br> Minimum Boost <br> Maximum Boost <br> Number of Equalization Settings Gain Step Size | $\text { EQBY }=1$ <br> Maximum boost occurs at 1.875 GHz |  | $\begin{aligned} & 1.5 \\ & 22 \\ & 8 \\ & 2.5 \end{aligned}$ |  | dB <br> dB <br> dB |
| INPUT CHARACTERISTICS Input Voltage Swing Input Voltage Range Input Resistance Input Return Loss | Differential, $\mathrm{V}_{\mathrm{ICM}}{ }^{1}=\mathrm{V}_{\text {cc }}-0.6 \mathrm{~V}$ <br> Single-ended absolute voltage level, $\mathrm{V}_{\llcorner }$minimum <br> Single-ended absolute voltage level, $\mathrm{V}_{\mathrm{H}}$ maximum <br> Single-ended <br> Measured at 2.5 GHz | 300 45 | $\begin{aligned} & \mathrm{V}_{\mathrm{EE}}+0.4 \\ & \mathrm{~V}_{\mathrm{CC}}+0.5 \\ & 50 \\ & 5 \end{aligned}$ | $\begin{aligned} & 2000 \\ & 55 \end{aligned}$ | $\begin{aligned} & m V p-p \\ & V p-p \\ & V p-p \\ & \Omega \\ & d B \end{aligned}$ |
| OUTPUT CHARACTERISTICS Output Voltage Swing | DC , differential, $\mathrm{PE}=0$, default, $\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V}$ <br> DC , differential, $\mathrm{PE}=0$, default, $\mathrm{V}_{c \mathrm{c}}=3.3 \mathrm{~V}$ <br> $D C$, differential, $\mathrm{PE}=0$, minimum output level, ${ }^{2} \mathrm{~V}_{c c}=1.8 \mathrm{~V}$ <br> DC , differential, $\mathrm{PE}=0$, minimum output level, ${ }^{2} \mathrm{~V}_{\mathrm{CC}}=3.3 \mathrm{~V}$ <br> $D C$, differential, $P E=0$, maximum output level, ${ }^{2}{ }^{2} \mathrm{Cc}=1.8 \mathrm{~V}$ <br> $D C$, differential, $\mathrm{PE}=0$, maximum output level, ${ }^{2} \mathrm{~V}_{\mathrm{Cc}}=3.3 \mathrm{~V}$ | 635 | $\begin{aligned} & 740 \\ & 800 \\ & 100 \\ & 100 \\ & 1300 \\ & 1800 \end{aligned}$ | 870 | $m V p-p$ <br> mV p-p <br> $m V p-p$ <br> mV p-p <br> mV p-p <br> mV p-p |

## ADN8102

| Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Output Voltage Range | Single-ended absolute voltage level, TxHeadroom = 0; $V_{L}$ minimum | Vcc - 1.1 |  |  | V |
|  | Single-ended absolute voltage level, TxHeadroom $=0$; $\mathrm{V}_{\mathrm{H}}$ maximum | $\mathrm{V}_{\text {cc }}+0.6$ |  |  | V |
|  | Single-ended absolute voltage level, TxHeadroom $=1$; $V_{\llcorner }$minimum | $\mathrm{V}_{\text {cc }}-1.2$ |  |  | V |
|  | Single-ended absolute voltage level, TxHeadroom $=1$; $\mathrm{V}_{\mathrm{H}}$ maximum | $\mathrm{V}_{\text {cc }}+0.6$ |  |  | V |
| Output Current | Minimum output current per channel |  | 2 |  | mA |
|  | Maximum output current per channel, $\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V}$ |  | 21 |  | mA |
| Output Resistance | Single-ended | 43 | 50 | 57 | $\Omega$ |
| Output Return Loss | Measured at 2.5 GHz |  | 5 |  | dB |
| LOS CHARACTERISTICS |  |  |  |  |  |
| Assert Level | IN_A/IN_B THRESH $=0 \times 0 \mathrm{C}$ |  | 20 |  | mV diff |
| Deassert Level | IN_A/IN_B HYST $=0 \times 0 \mathrm{D}$ |  | 225 |  | mV diff |
| POWER SUPPLY |  |  |  |  |  |
| Operating Range |  |  |  |  |  |
| $V_{\text {cc }}$ | $\mathrm{V}_{\text {EE }}=0 \mathrm{~V}$ | 1.7 | 1.8 | 3.6 | V |
| DV ${ }_{\text {cc }}$ | $\mathrm{V}_{\mathrm{EE}}=0 \mathrm{~V}, \mathrm{DV}_{\mathrm{CC}} \leq\left(\mathrm{V}_{\mathrm{CC}}+1.3 \mathrm{~V}\right)$ | 3.0 | 3.3 | 3.6 | V |
| $V_{\text {TTI }}$ | $\left(\mathrm{V}_{\text {EE }}+0.4 \mathrm{~V}+0.5 \times \mathrm{V}_{\text {ID }}\right)<\mathrm{V}_{\text {TTI }}<\left(\mathrm{V}_{\text {CC }}+0.5 \mathrm{~V}\right)$ | $\mathrm{V}_{\text {EE }}+0.4$ | 1.8 | 3.6 | V |
| $V_{\text {тто }}$ | $\left(\mathrm{V}_{\text {CC }}-1.1 \mathrm{~V}+0.5 \times \mathrm{V}_{\text {OD }}\right)<\mathrm{V}_{\text {TTO }}<\left(\mathrm{V}_{\text {CC }}+0.5 \mathrm{~V}\right)$ | $V_{\text {cc }}-1.1$ | 1.8 | 3.6 | V |
| Supply Current |  |  |  |  |  |
| $V_{\text {тто }}$ | All outputs enabled |  | 63 | 69 | mA |
| $\mathrm{V}_{\text {cc }}$ | All outputs enabled |  | 460 | 565 | mA |
| $V_{\text {EE }}$ | All outputs enabled |  | 586 |  | mA |
| LOGIC CHARACTERISTICS |  |  |  |  |  |
| Input High, $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{DV} \mathrm{Cc}=3.3 \mathrm{~V}$ | 2.5 |  |  | V |
| Input Low, VIL |  |  |  | 1.0 | V |
| Output High, $\mathrm{V}_{\text {он }}$ |  | 2.5 |  |  | V |
| Output Low, Vol |  |  |  | 1.0 | V |
| THERMAL CHARACTERISTICS |  |  |  |  |  |
| Operating Temperature Range |  | -40 |  | +85 | ${ }^{\circ} \mathrm{C}$ |
| $\theta_{\mathrm{JA}}$ |  |  | 22 |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

[^0]
## TIMING SPECIFICATIONS

Table 2. $I^{2} \mathrm{C}$ Timing Parameters

| Parameter | Min | Max | Unit | Description |
| :--- | :--- | :--- | :--- | :--- |
| $\mathrm{f}_{\text {SCL }}$ | 0 | 400 | kHz | SCL clock frequency |
| $\mathrm{t}_{\text {HD:STA }}$ | 0.6 | $\mathrm{~N} / \mathrm{A}$ | $\mu \mathrm{s}$ | Hold time for a start condition |
| $\mathrm{t}_{\text {SU:STA }}$ | 0.6 | $\mathrm{~N} / \mathrm{A}$ | $\mu \mathrm{s}$ | Setup time for a repeated start condition |
| $\mathrm{t}_{\text {LOW }}$ | 1.3 | $\mathrm{~N} / \mathrm{A}$ | $\mu \mathrm{s}$ | Low period of the SCL clock |
| $\mathrm{t}_{\text {HIGH }}$ | 0.6 | $\mathrm{~N} / \mathrm{A}$ | $\mu \mathrm{s}$ | High period of the SCL clock |
| $\mathrm{t}_{\text {HD:DAT }}$ | 0 | $\mathrm{~N} / \mathrm{A}$ | $\mu \mathrm{s}$ | Data hold time |
| $\mathrm{t}_{\text {SU:DAT }}$ | 10 | $\mathrm{~N} / \mathrm{A}$ | ns | Data setup time |
| $\mathrm{t}_{\mathrm{R}}$ | 1 | 300 | ns | Rise time for both SDA and SCL |
| $\mathrm{t}_{\text {F }}$ | 1 | 300 | ns | Fall time for both SDA and SCL |
| $\mathrm{t}_{\text {SU:STO }}$ | 0.6 | $\mathrm{~N} / \mathrm{A}$ | $\mu \mathrm{A}$ | Setup time for a stop condition |
| $\mathrm{t}_{\text {BUF }}$ | 1 | $\mathrm{~N} / \mathrm{A}$ | ns | Bus free time between a stop and a start condition |
| $\mathrm{C}_{\text {IO }}$ | 7 | pF | Capacitance for each I/O pin |  |



## ADN8102

## ABSOLUTE MAXIMUM RATINGS

Table 3.

| Parameter | Rating |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{CC}}$ to $\mathrm{V}_{\mathrm{EE}}$ | 3.7 V |
| $\mathrm{~V}_{\mathrm{TTI}}$ | $\mathrm{V}_{\mathrm{CC}}+0.6 \mathrm{~V}$ |
| $\mathrm{~V}_{\mathrm{TTO}}$ | $\mathrm{V}_{\mathrm{CC}}+0.6 \mathrm{~V}$ |
| Internal Power Dissipation | 4.26 W |
| Differential Input Voltage | 2.0 V |
| Logic Input Voltage | $\mathrm{V}_{\mathrm{EE}}-0.3 \mathrm{~V}<\mathrm{V}_{\mathrm{IN}}<\mathrm{V}_{\mathrm{CC}}+0.6 \mathrm{~V}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Lead Temperature | $300^{\circ} \mathrm{C}$ |

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ESD CAUTION

|  | ESD (electrostatic discharge) sensitive device. <br> Charged devices and circuit boards can discharge <br> without detection. Although this product features <br> patented or proprietary protection circuitry, damage <br> may occur on devices subjected to high energy ESD. <br> Therefore, proper ESD precautions should be taken to <br> avoid performance degradation or loss of functionality. |
| :--- | :--- |

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Table 4. Pin Function Descriptions

| Pin No. | Mnemonic | Type | Description |
| :--- | :--- | :--- | :--- |
| 1 | $\overline{\text { RESET }}$ | Control | Reset Input, Active Low |
| 2 | LOS_A | Digital I/O | Port A Loss of Signal Status, Active Low |
| 3 | IN_AO | I/O | High Speed Input Complement |
| 4 | IP_AO | I/O | High Speed Input |
| 5 | VCC | Power | Positive Supply |
| 6 | IN_A1 | I/O | High Speed Input Complement |
| 7 | IP_A1 | I/O | High Speed Input |
| 8 | VTTI | Power | Input Termination Supply |
| 9 | IN_A2 | I/O | High Speed Input Complement |
| 10 | IP_A2 | I/O | High Speed Input |
| 11 | VEE | Power | Negative Supply |
| 12 | IN_A3 | I/O | High Speed Input Complement |
| 13 | IP_A3 | I/O | High Speed Input |
| 14 | DVCC | Power | Digital Power Supply |
| 15 | EQ_A1 | Control | Port A Input Equalization MSB |
| 16 | EQ_A0 | Control | Port A Input Equalization LSB |
| 17 | VEE | Power | Negative Supply |
| 18 | LB | Control | Loopback Control |
| 19 | ON_B0 | I/O | High Speed Output Complement |
| 20 | OP_B0 | I/O | High Speed Output |
| 21 | VCC | Power | Positive Supply |
| 22 | ON_B1 | I/O | High Speed Output Complement |
| 23 | OP_B1 | I/O | High Speed Output |
| 24 | VTTO | Power | Output Termination Supply |
| 25 | ON_B2 | I/O | High Speed Output Complement |
| 26 | OP_B2 | I/O | High Speed Output |
| 27 | VEE | Power | Negative Supply |

## ADN8102

| Pin No. | Mnemonic | Type | Description |
| :---: | :---: | :---: | :---: |
| 28 | ON_B3 | I/O | High Speed Output Complement |
| 29 | OP_B3 | I/O | High Speed Output |
| 30 | ENB | Control | Port B Enable |
| 31 | PE_B1 | Control | Port B Output Pre-Emphasis MSB |
| 32 | PE_B0 | Control | Port B Output Pre-Emphasis LSB |
| 33 | EQ_B0 | Control | Port B Input Equalization LSB |
| 34 | EQ_B1 | Control | Port B Input Equalization MSB |
| 35 | IN_B3 | I/O | High Speed Input Complement |
| 36 | IP_B3 | I/O | High Speed Input |
| 37 | VEE | Power | Negative Supply |
| 38 | IN_B2 | I/O | High Speed Input Complement |
| 39 | IP_B2 | I/O | High Speed Input |
| 40 | VTTI | Power | Input Termination Supply |
| 41 | IN_B1 | I/O | High Speed Input Complement |
| 42 | IP_B1 | I/O | High Speed Input |
| 43 | VCC | Power | Positive Supply |
| 44 | IN_B0 | I/O | High Speed Input Complement |
| 45 | IP_B0 | I/O | High Speed Input |
| 46 | $\overline{\text { LOS_B }}$ | Digital I/O | Port B Loss of Signal Status, Active Low |
| 47 | SDA | Control | $1^{2} \mathrm{C}$ Control Interface Data Input/Output |
| 48 | SCL | Control | $1^{2} \mathrm{C}$ Control Interface Clock Input |
| 49 | ADDR0 | Control | $1^{12} \mathrm{C}$ C Control Interface Address LSB |
| 50 | ADDR1 | Control | $1^{2} \mathrm{C}$ C Control Interface Address MSB |
| 51 | ON_A3 | I/O | High Speed Output Complement |
| 52 | OP_A3 | I/O | High Speed Output |
| 53 | VEE | Power | Negative Supply |
| 54 | ON_A2 | I/O | High Speed Output Complement |
| 55 | OP_A2 | I/O | High Speed Output |
| 56 | VTTO | Power | Output Termination Supply |
| 57 | ON_A1 | I/O | High Speed Output Complement |
| 58 | OP_A1 | I/O | High Speed Output |
| 59 | VCC | Power | Positive Supply |
| 60 | ON_A0 | I/O | High Speed Output Complement |
| 61 | OP_A0 | I/O | High Speed Output |
| 62 | ENA | Control | Port A Enable |
| 63 | PE_AO | Control | Port A Output Pre-Emphasis LSB |
| 64 | PE_A1 | Control | Port A Output Pre-Emphasis MSB |
| EP | EPAD | Power | EPAD Must Be Connected to VEE |

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 4. Standard Test Circuit (No Channel)


Figure 5. 3.25 Gbps Input Eye (TP1 from Figure 4)


Figure 6. 3.75 Gbps Input Eye (TP1 from Figure 4)


Figure 7. 3.25 Gbps Output Eye, No Channel (TP2 from Figure 4)


Figure 8. 3.75 Gbps Output Eye, No Channel (TP2 from Figure 4)

## ADN8102



Figure 9. Input Equalization Test Circuit, FR4


Figure 10. 3.25 Gbps Input Eye, 40 Inch FR4 Input Channel (TP2 from Figure 9)

Figure 11. 3.75 Gbps Input Eye, 40 Inch FR4 Input Channel (TP2 from Figure 9)


Figure 12. 3.25 Gbps Output Eye, 40 Inch FR4 Input Channel, Best EQ Setting (TP3 from Figure 9)


Figure 13. 3.75 Gbps Output Eye, 40 Inch FR4 Input Channel, Best EQ Setting (TP3 from Figure 9)


Figure 14. Input Equalization Test Circuit, CX4


Figure 15. 3.25 Gbps Input Eye, 30 Meters CX4 Cable (TP2 from Figure 14)


Figure 16. 3.75 Gbps Input Eye, 30 Meters CX4 Cable (TP2 from Figure 14)


Figure 17. 3.25 Gbps Output Eye, 30 Meters CX4 Cable, Best EQ Setting (TP3 from Figure 14)


Figure 18. 3.75 Gbps Output Eye, 30 Meters CX4 Cable, Best EQ Setting (TP3 from Figure 14)

## ADN8102



REFERENCE EYE DIAGRAM AT TP1
Figure 19. Output Pre-Emphasis Test Circuit, FR4


Figure 20. 3.25 Gbps Output Eye, 40 Inch FR4 Output Channel, $P E=0$ (TP3 from Figure 19)


Figure 21. 3.75 Gbps Output Eye, 40 Inch FR4 Output Channel, $P E=0$ (TP3 from Figure 19)


Figure 22. 3.25 Gbps Output Eye, 40 Inch FR4 Output Channel, $P E=$ Best Setting (TP3 from Figure 19)


Figure 23. 3.75 Gbps Output Eye, 40 Inch FR4 Output Channel, PE = Best Setting (TP3 from Figure 19)


Figure 24. Output Pre-Emphasis Test Circuit, CX4


Figure 25. 3.25 Gbps Output Eye, 15 Meters CX4 Cable, $P E=0(T P 3$ from Figure 24)


Figure 26. 3.75 Gbps Output Eye, 15 Meters CX4 Cable, $P E=0$ (TP3 from Figure 24)


Figure 27. 3.25 Gbps Output Eye, 15 Meters CX4 Cable, PE = Best Setting (TP3 from Figure 24)


Figure 28. 3.75 Gbps Output Eye, 15 Meters CX4 Cable, PE = Best Setting (TP3 from Figure 24)

## ADN8102



Figure 29. Deterministic Jitter vs. Data Rate


Figure 30. Deterministic Jitter vs. Differential Input Swing


Figure 31. Deterministic Jitter vs. Temperature


Figure 32. Deterministic Jitter vs. Input Common Mode


Figure 33. Deterministic Jitter vs. Supply Voltage


Figure 34. Deterministic Jitter vs. Output Termination Voltage


Figure 35. Random Jitter Histogram


Figure 36. Rise Time $\left(t_{k}\right) /$ Fall Time $\left(t_{F}\right)$ vs. Temperature

## ADN8102

THEORY OF OPERATION


Figure 37. Simplified Functional Block Diagram

## INTRODUCTION

The ADN8102 is a quad bidirectional cable and backplane equalizer that provides both input equalization and output preemphasis on both the line card and cable sides of the device. The device supports full loopback and through connectivity of the two unidirectional half-links, each consisting of four differential signal pairs.

The ADN8102 offers extensively programmable output levels and pre-emphasis as well as the ability to disable the output current. The receivers integrate a programmable, multizero equalizer transfer function that is optimized to compensate either typical backplane or typical cable losses.
The I/O on-chip termination resistors are terminated to usersettable supplies to support dc coupling in a wide range of logic styles. The ADN8102 supports a wide core supply range; $\mathrm{V}_{\mathrm{CC}}$ can be set from 1.8 V to 3.3 V . These features, together with programmable output levels, allow for a wide range of dc- and ac-coupled I/O configurations.

## RECEIVERS

## Input Structure and Input Levels

The ADN8102 receiver inputs incorporate $50 \Omega$ termination resistors, ESD protection, and a multizero transfer function equalizer that can be optimized for backplane or cable operation. Each channel also provides a programmable loss-of-signal (LOS) function that provides an interrupt that can be used to squelch or disable the associated output when the differential input voltage falls below the programmed threshold value. Each receive channel also provides a $\mathrm{P} / \mathrm{N}$ inversion function that allows the user to swap the sign of the input signal path to eliminate the need for board-level crossovers in the receiver channel.

Table 5 illustrates some, but not all, possible combinations of input supply voltages.

Table 5. Common Input Voltage Levels

| Configuration | $\mathbf{V}_{\mathrm{cc}}(\mathbf{V})$ | $\mathbf{V}_{\mathrm{TT}}(\mathbf{V})$ |
| :--- | :--- | :--- |
| Low $\mathrm{V}_{\mathrm{TTI}}$, AC-Coupled Input | 1.8 | 1.6 |
| Single 1.8 V Supply | 1.8 | 1.8 |
| 3.3 V Core | 3.3 | 1.8 |
| Single 3.3 V Supply | 3.3 | 3.3 |



Figure 38. Simplified Input Structure

## EQUALIZATION SETTINGS

The ADN8102 receiver incorporates a multizero transfer function continuous time equalizer that provides up to 22 dB of high frequency boost at 1.875 GHz to compensate up to 30 meters of CX4 cable or 40 inches of FR4 at 3.75 Gbps. The ADN8102 allows joint control of the equalizer transfer function of the four equalizer channels in a single port through the $\mathrm{I}^{2} \mathrm{C}$ control interface. Port A and Port B equalizer transfer functions are controlled via Register 0x80 and Register 0xA0, respectively. The equalizer transfer function allows independent control of the boost in two different frequency ranges for optimal matching with the loss shape of the user's channel (for example, skin-effect loss dominated or dielectric loss dominated). By default, the equalizer control is simplified to two independent maps of basic settings that provide nine settings, each optimized for CX4 cable and FR4 to ease programming for typical channels. The default state of the part selects the CX4 optimized equalization map for the IN_A[3:0] channels that interface with the cable and the FR4 optimized equalization map for the $\mathrm{IN} \_\mathrm{B}[3: 0]$ channels that interface with the board. Full control of the equalizer is available via the $\mathrm{I}^{2} \mathrm{C}$ control interface by writing register bit $\operatorname{MODE}[0]=1$ at Address $0 x 0 \mathrm{~F}$. Table 6 summarizes the high frequency boost for each of the basic control settings and the typical length of CX4 cable and FR4 trace that each setting compensates. Setting the EQBY bit of the IN_A/IN_B configuration registers high sets the equalization to 1.5 dB of boost, which compensates 0 meters to 2 meters of CX4 or 0 inches to 10 inches of FR4.

Setting the LUT SELECT bit = 1 (Bit 1 in the IN_Ax/IN_Bx FR4 control registers) allows the default map selection (CX4 or FR4 optimized) to be overwritten via the LUT FR4/CX4 bit (Bit 0) in the IN_Ax/IN_Bx FR4 control registers. Setting this bit high selects the FR4 optimized map, and setting it low selects the CX4 optimized map. These settings are set on a per channel basis (see Table 7 and Table 17).

The user can also specify the boost in the mid frequency and high frequency ranges independently. This is done by writing to the IN_A/IN_B EQ1 control and IN_A/IN_B EQ2 control registers for the channel of interest. Each of these registers provides 32 settings of boost, with IN_A/IN_B EQ1 control setting the mid-frequency boost and IN_A/IN_B EQ2 control setting the high frequency boost. The IN_A/IN_B EQx control registers are ordered such that Bit 5 is a sign bit, and midlevel boost is centered on $0 \times 00$; setting Bit 5 low and increasing the LSBs results in decreasing boost, while setting Bit 5 high and increasing the LSBs results in increasing boost. The EQ CTL SRC bit (Bit 6) in the IN_A/IN_B EQ1 Control registers determines whether the equalization control for the channel of interest is selected from the optimized map or directly from the IN_A/IN_B EQx control registers (per port). Setting this bit high selects equalization control directly from the IN_A/IN_B EQx control registers, and setting it low selects equalization control from the selected optimized map.

Table 6. Receive Equalizer Boost vs. Setting (CX4 and FR4 Optimized Maps)

| Cable Optimized |  | FR4 Optimized |  |  |
| :--- | :--- | :--- | :--- | :--- |
| Configuration, EQ[2:0] | Boost (dB) | Typical CX4 Cable Length (Meters) | Boost (dB) | Typical FR4 Trace Length (Inches) |
| $0^{1}$ | 10 | 4 to 6 | 3.5 | 5 to 10 |
| 1 | 12 | 8 to 10 | 3.9 | 10 to 15 |
| $2^{1}$ | 14 | 12 to 14 | 4.25 | 15 to 20 |
| 3 | 17 | 16 to 18 | 4.5 | 20 to 25 |
| 4 | 19 | 20 to 22 | 4.75 | 25 to 30 |
| $5^{1}$ | 20 | 24 to 26 | 5.0 | 30 to 35 |
| 6 | 28 to 30 | 5.3 | 35 to 40 |  |
| $7^{1}$ | 21 | 30 to 32 | 5.5 | 35 to 40 |

${ }^{1}$ These EQ settings are also available via the external device pins, EQ_A[1:0] and EQ_B[1:0].

Table 7. Receive Configuration and Equalization Registers

| Name | Address | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Default |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IN_A/IN_B Configuration | 0x80, 0xA0 |  | PNSWAP | EQBY | EN |  | EQ[2] | EQ[1] | EQ[0] | 0x30 |
| IN_A/IN_B EQ1 Control | $0 \times 83,0 \times A 3$ |  | EQ CTL SRC | EQ1[5] | EQ1[4] | EQ1[3] | EQ1[2] | EQ1[1] | EQ1[0] | 0x00 |
| IN_A/IN_B EQ2 Control | 0x84, 0xA4 |  |  | EQ2[5] | EQ2[4] | EQ2[3] | EQ2[2] | EQ2[1] | EQ2[0] | 0x00 |
| IN_Ax/IN_Bx FR4 Control | $0 \times 85,0 \times 8 \mathrm{D}, 0 \times 95$, 0x9D, 0xA5, 0xAD, $0 x B 5,0 x B D$ |  |  |  |  |  |  | LUT SELECT | LUT FR4/CX4 | 0x00 |

## ADN8102

## Loss of Signal/Signal Detect

An independent signal detect output is provided for all eight input ports of the device. The signal-detect function measures the low frequency amplitude of the signal at the receiver input and compares this measurement with a defined threshold level. If the measurement indicates that the input signal swing is smaller than the threshold for $250 \mu \mathrm{~s}$, the channel indicates a loss-of-signal event. Assertion and deassertion of the LOS signal occurs within $100 \mu \mathrm{~s}$ of the event.

The LOS-assert and LOS-deassert levels are set on a per channel basis through the $\mathrm{I}^{2} \mathrm{C}$ control interface, by writing to the $\mathrm{IN} \_\mathrm{A} /$ IN_B LOS threshold and IN_A/IN_B LOS hysteresis registers, respectively. The recommended settings are IN_A/IN_B THRESH $=0 x 0 \mathrm{C}$ and $\mathrm{IN} \_\mathrm{A} / \mathrm{IN} \_\mathrm{B}$ HYST $=0 \mathrm{x} 0 \mathrm{D}$. All ports are factory tested with these settings to ensure that an LOS event is asserted for single-ended dc input swings less than 20 mV and is deasserted for single-ended dc input swings greater than 225 mV .
The LOS status for each individual channel can be accessed through the $\mathrm{I}^{2} \mathrm{C}$ control interface. The independent channel LOS status can be read from the IN_A/IN_B LOS status registers (Address 0x1F and Address 0x3F). The four LSBs of each register represent the current LOS status of each channel, with high representing an ongoing LOS event. The four MSBs of each register represent the historical LOS status of each channel, with high representing a LOS event at any time on a specific channel. The MSBs are sticky and remain high once asserted until cleared by the user by overwriting the bits to 0 .

## Recommended LOS Settings

Recommended settings for LOS are as follows:

- Set IN_A/IN_B THRESH to 0x0C for an assert voltage of 20 mV differential ( 40 mV p-p differential).
- Set IN_A/IN_B HYST to 0x0D for a deassert voltage of 225 mV differential ( 450 mV p-p differential).


## LANE INVERSION

The input $\mathrm{P} / \mathrm{N}$ inversion is a feature intended to allow the user to implement the equivalent of a board-level crossover in a much smaller area and without additional via impedance discontinuities that degrade the high frequency integrity of the signal path. The $\mathrm{P} / \mathrm{N}$ inversion is available on a per port basis and is controlled through the $\mathrm{I}^{2} \mathrm{C}$ control interface. The $\mathrm{P} / \mathrm{N}$ inversion is accomplished by writing to the PNSWAP bit (Bit 6) of the IN_A/IN_B configuration register (see Table 7) with low representing a noninverting configuration and high representing an inverting configuration. Note that using this feature to account for signal inversions downstream of the receiver requires additional attention when switching connectivity.

Table 8. LOS Threshold and Hysteresis Control Registers

| Name | Address | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Default |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| IN_A/IN_B | 0x81, |  | THRESH[6] | THRESH[5] | THRESH[4] | THRESH[3] | THRESH[2] | THRESH[1] | THRESH[0] | 0x04 |
| LOSThreshold | 0xA1 |  |  |  |  |  |  |  |  |  |
| IN_A/IN_B | 0x82, |  | HYST[6] | HYST[5] | HYST[4] | HYST[3] | HYST[2] | HYST[1] | HYST[0] | 0x12 |
| LOSHysteresis | 0xA2 |  |  |  |  |  |  |  |  |  |

Table 9. LOS Status Registers

| Name | Address | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| IN_A/IN_B | $0 \times 1 F$, | STICKY | STICKY | STICKY | STICKY LOS [0] | REAL-TIME | REAL-TIME | REAL-TIME | REAL-TIME |
| LOS Status | $0 \times 3 F$ | LOS[3] | LOS[2] | LOS[1] |  | LOS[3] | LOS[2] | LOS[1] | LOS[0] |

## LOOPBACK

The ADN8102 provides loopback on both input ports (Port A: cable interface input, Port B: line card interface input). The external loopback toggle pin, LB, controls the loopback of the Port B input only (board side loopback). When loopback is asserted, valid data continues to pass through the Port B link, but the Port B input signals are also shunted to the Port A output to allow testing and debugging without disrupting valid data. This loopback, as well as loopback of the Port A input (cable side loopback), can be programmed through the $\mathrm{I}^{2} \mathrm{C}$ interface. The loopbacks are controlled through the $\mathrm{I}^{2} \mathrm{C}$ interface by writing to Bit 0 and Bit 1 of the global configuration control register (Register 0x02).

Bit 1 represents loopback of the Port A inputs to the Port B outputs (cable side loopback). Bit 0 represents loopback of the Port B inputs to the Port A outputs (board side loopback), with high representing loopback for both bits. Bit 0 is also controlled through the LB pin with $\mathrm{I}^{2} \mathrm{C}$ data overwriting the pin state. Both input ports can be looped back simultaneously (full loopback) by writing high to both Bit 0 and Bit 1, but in this case, valid data is disrupted on each channel. Figure 39 illustrates the three loopback modes.


Figure 39. Loopback Modes of Operation

Table 10. Global Configuration Register, Loopback Controls

| Name | Address | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Default |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Global Configuration Control | $0 \times 02$ |  |  |  |  |  |  | $L B[1]$ | $L B[0]$ | $0 \times 00$ |

## ADN8102

## TRANSMITTERS

## Output Structure and Output Levels

The ADN8102 transmitter outputs incorporate $50 \Omega$ termination resistors, ESD protection, and an output current switch. Each port provides control of both the absolute output level and the pre-emphasis output level. It should be noted that the choice of output level affects the output common-mode level. A 600 mV peak-to-peak differential output level with full pre-emphasis range requires an output termination voltage of 2.5 V or greater ( $\mathrm{V}_{\text {Tто }}, \mathrm{V}_{\mathrm{CC}} \geq 2.5 \mathrm{~V}$ ).

## Pre-Emphasis

The total output amplitude and pre-emphasis setting space is reduced to a single map of basic settings that provides seven settings of output equalization to ease programming for typical channels. The PE_A/PE_B[1:0] pins provide selections 0, 2, 4, and 6 of the seven pre-emphasis settings through toggle pin control, covering the entire range of settings at lower resolution. The full resolution of seven settings is available through the $\mathrm{I}^{2} \mathrm{C}$ interface by writing to Bits[2:0] (PE[2:0] of the OUT_A/OUT_B configuration registers) with $I^{2} \mathrm{C}$ settings overriding the toggle pin control. Similar to the receiver settings, the ADN8102 allows joint control of all four channels in a transmit port. Table 11 summarizes the absolute output level, pre-emphasis level, and high frequency boost for each of the basic control settings and the typical length of the CX4 cable and FR4 trace that each setting compensates.
Full control of the transmit output levels is available through the $\mathrm{I}^{2} \mathrm{C}$ control interface. This full control is achieved by writing to the OUT_A/OUT_B Output Level Control[1:0] registers for the channel of interest. Table 13 shows the supported output level settings of the OUT_A/OUT_B Output Level Control[1:0] registers. Register settings not listed in Table 13 are not supported by the ADN8102.

The output equalization is optimized for less than 1.75 Gbps operation but can be optimized for higher speed applications at up to 3.75 Gbps through the $\mathrm{I}^{2} \mathrm{C}$ control interface by writing to the DATA RATE bit (Bit 4) of the OUT_A/OUT_B configuration registers, with high representing 3.75 Gbps and low representing 1.75 Gbps. The PE CTL SRC bit (Bit 7) in the OUT_A/OUT_B Output Level Control 1 register determines whether the preemphasis and output current controls for the channel of interest are selected from the optimized map or directly from the OUT_A/ OUT_B Output Level Control[1:0] registers (per channel). Setting this bit high selects pre-emphasis control directly from the OUT_A/OUT_B Output Level Control[1:0] registers, and setting it low selects pre-emphasis control from the optimized map.


Figure 40. Simplified Output Structure

Table 11. Transmit Pre-Emphasis Boost and Overshoot vs. Setting

| PE | Boost (dB) | Overshoot | DC Swing (mV p-p diff) | Typical CX4 Cable Length (Meters) | Typical FR4 Trace Length (Inches) |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $0^{1}$ | 0 | $0 \%$ | 800 | 0 to 2.5 | 0 to 5 |
| 1 | 2 | $25 \%$ | 800 | 2.5 to 5 | 0 to 5 |
| $2^{1}$ | 3.5 | $50 \%$ | 800 | 5 to 7.5 | 10 to 15 |
| 3 | 4.9 | $75 \%$ | 800 | 7.5 to 10 | 10 to 15 |
| $4^{1}$ | 6 | $100 \%$ | 800 | 10 to 12.5 | 15 to 20 |
| 5 | 7.4 | $133 \%$ | 600 | 15 to 17.5 | 20 to 25 |
| $6^{1}$ | 9.5 | $200 \%$ | 400 | 20 to 22.5 | 25 to 30 |

${ }^{1}$ These PE settings are also available via external device pins, PE_A[1:0] and PE_B[1:0].

Table 12. Output Configuration Registers

| Name | Address | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Default |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OUT_A/OUT_B Configuration | 0xC0, 0xE0 |  |  | EN | DATA RATE |  | PE[2] | PE[1] | PE[0] | 0x20 |
| OUT_A/OUT_B Output Level Control 1 | 0xC1, 0xE1 | PE CTL SRC | OUTx_OLEV1[6:0] |  |  |  |  |  |  | 0x40 |
| OUT_A/OUT_B Output Level Control 0 | 0xC2, 0xE2 |  | OUTx_OLEV0[6:0] |  |  |  |  |  |  | 0x40 |

Table 13. Output Level Settings

| $\mathrm{V}_{\text {OD }}(\mathrm{mV}$ ) | $\mathrm{V}_{\mathrm{D}}$ Peak (mV) | PE (dB) | $\mathrm{I}_{\text {тот }}(\mathrm{mA})$ | OUT_A/OUT_B Output Level Control 0 | OUT_A/OUT_B Output Level Control 1 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 50 | 50 | 0.00 | 2 | 0x00 | 0x81 |
| 50 | 150 | 9.54 | 6 | 0x11 | 0x81 |
| 50 | 250 | 13.98 | 10 | 0x22 | 0x81 |
| 50 | 350 | 16.90 | 14 | 0x33 | $0 \times 81$ |
| 50 | 450 | 19.08 | 18 | 0x44 | 0x81 |
| 50 | 550 | 20.83 | 22 | 0x55 | $0 \times 81$ |
| 50 | 650 | 22.28 | 26 | 0x66 | $0 \times 81$ |
| 100 | 100 | 0.00 | 4 | 0x00 | 0x91 |
| 100 | 200 | 6.02 | 8 | 0x11 | $0 \times 91$ |
| 100 | 300 | 9.54 | 12 | 0x22 | $0 \times 91$ |
| 100 | 400 | 12.04 | 16 | 0x33 | 0x91 |
| 100 | 500 | 13.98 | 20 | 0x44 | $0 \times 91$ |
| 100 | 600 | 15.56 | 24 | 0x55 | 0x91 |
| 100 | 700 | 16.90 | 28 | 0x66 | $0 \times 91$ |
| 150 | 150 | 0.00 | 6 | 0x00 | 0x92 |
| 150 | 250 | 4.44 | 10 | $0 \times 11$ | 0x92 |
| 150 | 350 | 7.36 | 14 | $0 \times 22$ | 0x92 |
| 150 | 450 | 9.54 | 18 | 0x33 | 0x92 |
| 150 | 550 | 11.29 | 22 | 0x44 | 0x92 |
| 150 | 650 | 12.74 | 26 | 0x55 | 0x92 |
| 150 | 750 | 13.98 | 30 | 0x66 | 0x92 |
| 200 | 200 | 0.00 | 8 | 0x00 | 0xA2 |
| 200 | 300 | 3.52 | 12 | $0 \times 11$ | 0xA2 |
| 200 | 400 | 6.02 | 16 | 0x22 | 0xA2 |
| 200 | 500 | 7.96 | 20 | 0x33 | $0 \times \mathrm{A} 2$ |
| 200 | 600 | 9.54 | 24 | 0x44 | 0xA2 |
| 200 | 700 | 10.88 | 28 | 0x55 | 0xA2 |
| 200 | 800 | 12.04 | 32 | 0x66 | $0 \times A 2$ |
| 250 | 250 | 0.00 | 10 | 0x00 | 0xA3 |
| 250 | 350 | 2.92 | 14 | $0 \times 11$ | 0xA3 |
| 250 | 450 | 5.11 | 18 | 0x22 | 0xA3 |
| 250 | 550 | 6.85 | 22 | 0x33 | $0 \times \mathrm{A} 3$ |
| 250 | 650 | 8.30 | 26 | 0x44 | 0xA3 |
| 250 | 750 | 9.54 | 30 | 0x55 | 0xA3 |
| 250 | 850 | 10.63 | 34 | 0x66 | $0 \times \mathrm{A} 3$ |
| 300 | 300 | 0.00 | 12 | 0x00 | 0xB3 |
| 300 | 400 | 2.50 | 16 | $0 \times 11$ | 0xB3 |
| 300 | 500 | 4.44 | 20 | $0 \times 22$ | 0xB3 |
| 300 | 600 | 6.02 | 24 | 0x33 | 0xB3 |
| 300 | 700 | 7.36 | 28 | 0x44 | 0xB3 |
| 300 | 800 | 8.52 | 32 | 0x55 | 0xB3 |
| 300 | 900 | 9.54 | 36 | 0x66 | $0 \times B 3$ |
| 350 | 350 | 0.00 | 14 | 0x00 | 0xB4 |
| 350 | 450 | 2.18 | 18 | $0 \times 11$ | 0xB4 |
| 350 | 550 | 3.93 | 22 | 0x22 | 0xB4 |
| 350 | 650 | 5.38 | 26 | 0x33 | 0xB4 |
| 350 | 750 | 6.62 | 30 | 0x44 | 0xB4 |
| 350 | 850 | 7.71 | 34 | 0x55 | 0xB4 |
| 350 | 950 | 8.67 | 38 | 0x66 | 0xB4 |
| 400 | 400 | 0.00 | 16 | 0x00 | 0xC4 |
| 400 | 500 | 1.94 | 20 | $0 \times 11$ | 0xC4 |
| 400 | 600 | 3.52 | 24 | $0 \times 22$ | 0xC4 |
| 400 | 700 | 4.86 | 28 | 0x33 | 0xC4 |
| 400 | 800 | 6.02 | 32 | 0x44 | 0xC4 |
| 400 | 900 | 7.04 | 36 | 0x55 | 0xC4 |
| 400 | 1000 | 7.96 | 40 | 0x66 | 0xC4 |

[^1]
## ADN8102

| $\mathrm{V}_{\text {od }}(\mathrm{mV})$ | $\mathrm{V}_{\mathrm{D}}$ Peak (mV) | PE (dB) | $\mathrm{I}_{\text {тот }}(\mathrm{mA})$ | OUT_A/OUT_B Output Level Control 0 | OUT_A/OUT_B Output Level Control 1 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 450 | 450 | 0.00 | 18 | 0x00 | 0xC5 |
| 450 | 550 | 1.74 | 22 | $0 \times 11$ | 0xC5 |
| 450 | 650 | 3.19 | 26 | 0x22 | 0xC5 |
| 450 | 750 | 4.44 | 30 | 0x33 | 0xC5 |
| 450 | 850 | 5.52 | 34 | 0x44 | 0xC5 |
| 450 | 950 | 6.49 | 38 | 0x55 | 0xC5 |
| 450 | 1050 | 7.36 | 42 | 0x66 | 0xC5 |
| 500 | 500 | 0.00 | 20 | 0x00 | 0xD5 |
| 500 | 600 | 1.58 | 24 | 0x11 | 0xD5 |
| 500 | 700 | 2.92 | 28 | 0x22 | 0xD5 |
| 500 | 800 | 4.08 | 32 | 0x33 | 0xD5 |
| 500 | 900 | 5.11 | 36 | 0x44 | 0xD5 |
| 500 | 1000 | 6.02 | 40 | 0x55 | 0xD5 |
| 500 | 1100 | 6.85 | 44 | 0x66 | 0xD5 |
| 550 | 550 | 0.00 | 22 | 0x00 | 0xD6 |
| 550 | 650 | 1.45 | 26 | $0 \times 11$ | 0xD6 |
| 550 | 750 | 2.69 | 30 | 0x22 | 0xD6 |
| 550 | 850 | 3.78 | 34 | 0x33 | 0xD6 |
| 550 | 950 | 4.75 | 38 | $0 \times 44$ | 0xD6 |
| 550 | 1050 | 5.62 | 42 | 0x55 | 0xD6 |
| 550 | 1150 | 6.41 | 46 | 0x66 | 0xD6 |
| 600 | 600 | 0.00 | 24 | 0x00 | 0xE6 |
| 600 | 700 | 1.34 | 28 | 0x11 | 0xE6 |
| 600 | 800 | 2.50 | 32 | 0x22 | 0xE6 |
| 600 | 900 | 3.52 | 36 | 0x33 | 0xE6 |
| 600 | 1000 | 4.44 | 40 | 0x44 | 0xE6 |
| 600 | 1100 | 5.26 | 44 | 0x55 | 0xE6 |
| 600 | 1200 | 6.02 | 48 | 0x66 | 0xE6 |
| 650 | 650 | 0.00 | 26 | 0x01 | 0xE6 |
| 650 | 750 | 1.24 | 30 | 0x12 | 0xE6 |
| 650 | 850 | 2.33 | 34 | 0x23 | 0xE6 |
| 650 | 950 | 3.30 | 38 | 0x34 | 0xE6 |
| 650 | 1050 | 4.17 | 42 | 0x45 | 0xE6 |
| 650 | 1150 | 4.96 | 46 | 0x56 | 0xE6 |
| 700 | 700 | 0.00 | 28 | 0x02 | 0xE6 |
| 700 | 800 | 1.16 | 32 | 0x13 | 0xE6 |
| 700 | 900 | 2.18 | 36 | 0x24 | 0xE6 |
| 700 | 1000 | 3.10 | 40 | 0x35 | 0xE6 |
| 700 | 1100 | 3.93 | 44 | 0x46 | 0xE6 |
| 750 | 750 | 0.00 | 30 | 0x03 | 0xE6 |
| 750 | 850 | 1.09 | 34 | 0x14 | 0xE6 |
| 750 | 950 | 2.05 | 38 | 0x25 | 0xE6 |
| 750 | 1050 | 2.92 | 42 | 0x36 | 0xE6 |
| 800 | 800 | 0.00 | 32 | 0x04 | 0xE6 |
| 800 | 900 | 1.02 | 36 | 0x15 | 0xE6 |
| 800 | 1000 | 1.94 | 40 | $0 \times 26$ | 0xE6 |
| 850 | 850 | 0.00 | 34 | 0x05 | 0xE6 |
| 850 | 950 | 0.97 | 38 | 0x16 | 0xE6 |
| 900 | 900 | 0.00 | 36 | 0x06 | 0xE6 |

## High Current Setting and Output Level Shift

In low voltage applications, users must pay careful attention to both the differential and common-mode signal levels (see Figure 41 and Table 14 and Table 15. Failure to understand the implications of signal level and choice of ac or dc coupling almost certainly leads to transistor saturation and poor transmitter performance.

## TxHeadroom

The TxHeadroom register (Register 0x23) allows configuration of the individual transmitters for extra headroom at the output for high current applications. The bits in this register are active high (default) and are one per output (see Table 17). Setting a bit high puts the respective transmitter in a configuration for extra headroom and setting a bit low does not provide extra headroom. The TxHeadroom bits should only be set high when $\mathrm{V}_{\mathrm{CC}}$ exceeds the value listed in Table 14 for a given output swing.


Figure 41. Simplified Output Voltage Levels Diagram

## ADN8102

## Signal Levels and Common-Mode Shift for DC- and AC-Coupled Outputs

Table 14.

| Output Levels and Output Compliance |  |  |  |  |  | AC-Coupled Transmitter |  |  |  |  | DC-Coupled Transmitter |  |  |  |  | TxHeadroom = 0 |  |  | TxHeadroom = 1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & V_{\text {OD }} \\ & (\mathrm{mV}) \end{aligned}$ | Ітот <br> (mA) | $V_{D}$ <br> Peak <br> (mV) | PE <br> Boost | $\begin{aligned} & \text { PE } \\ & \text { (dB) } \end{aligned}$ | dVocm $(\mathrm{mV})$ | $\begin{array}{\|l} \hline \mathbf{V}_{\mathbf{H}} \\ (\mathbf{V}) \\ \hline \end{array}$ | $\begin{aligned} & \mathbf{V}_{\mathrm{L}} \\ & (\mathrm{~V}) \end{aligned}$ |  | VL <br> Peak <br> (V) | dVocm $(\mathrm{mV})$ | $\begin{aligned} & \mathbf{V}_{\mathbf{H}} \\ & (\mathrm{V}) \end{aligned}$ | $\begin{aligned} & \mathbf{V}_{\mathrm{L}} \\ & (\mathbf{V}) \end{aligned}$ | $\mathbf{V}_{\mathrm{H}}$ <br> Peak <br> (V) | $\mathrm{V}_{\mathrm{L}}$ <br> Peak (V) | Min $V_{L}$ (V) | Max $\mathbf{V}_{\mathrm{cc}}-\mathbf{V}_{\mathrm{L}}$ <br> (V) | Min <br> Vcc <br> (V) | Min VL (V) | $\begin{array}{\|l} \hline \operatorname{Max}^{2} \\ \mathbf{V}_{\mathrm{Cc}}-\mathbf{V}_{\mathrm{L}} \\ (\mathrm{~V}) \\ \hline \end{array}$ | $\begin{aligned} & \operatorname{Min} \\ & \mathbf{V}_{\mathrm{cc}}(\mathbf{V}) \end{aligned}$ |
| $\mathrm{V}_{\text {tro }}$ and $\mathrm{V}_{\mathrm{cc}}=3.3 \mathrm{~V}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 200 | 8 | 200 | 1.00 | 0.00 | 200 | 3.2 | 3 | 3.2 | 3 | 100 | 3.3 | 3.1 | 3.3 | 3.1 | 2.225 | 1.1 | 1.8 | 2 | 1.2 | 2 |
| 200 | 12 | 300 | 1.50 | 3.52 | 300 | 3.1 | 2.9 | 3.15 | 2.85 | 150 | 3.25 | 3.05 | 3.3 | 3 | 2.225 | 1.1 | 1.8 | 2 | 1.2 | 2 |
| 200 | 16 | 400 | 2.00 | 6.02 | 400 | 3 | 2.8 | 3.1 | 2.7 | 200 | 3.2 | 3 | 3.3 | 2.9 | 2.225 | 1.1 | 1.8 | 2 | 1.2 | 2 |
| 200 | 20 | 500 | 2.50 | 7.96 | 500 | 2.9 | 2.7 | 3.05 | 2.55 | 250 | 3.15 | 2.95 | 3.3 | 2.8 | 2.225 | 1.1 | 1.8 | 2 | 1.2 | 2 |
| 200 | 24 | 600 | 3.00 | 9.54 | 600 | 2.8 | 2.6 | 3 | 2.4 | 300 | 3.1 | 2.9 | 3.3 | 2.7 | 2.225 | 1.1 | 1.8 | 2 | 1.2 | 2 |
| 200 | 28 | 700 | 3.50 | 10.88 | 700 | 2.7 | 2.5 | 2.95 | 2.25 | 350 | 3.05 | 2.85 | 3.3 | 2.6 | 2.225 | 1.1 | 1.9 | 2 | 1.2 | 2.2 |
| 200 | 32 | 800 | 4.00 | 12.04 | 800 | 2.6 | 2.4 | 2.9 | 2.1 | 400 | 3 | 2.8 | 3.3 | 2.5 | 2.225 | 1.1 | 1.9 | 2 | 1.2 | 2.2 |
| 300 | 12 | 300 | 1.00 | 0.00 | 300 | 3.15 | 2.85 | 3.15 | 2.85 | 150 | 3.3 | 3 | 3.3 | 3 | 2.225 | 1.1 | 1.8 | 2 | 1.2 | 2 |
| 300 | 16 | 400 | 1.33 | 2.50 | 400 | 3.05 | 2.75 | 3.1 | 2.7 | 200 | 3.25 | 2.95 | 3.3 | 2.9 | 2.225 | 1.1 | 1.8 | 2 | 1.2 | 2 |
| 300 | 20 | 500 | 1.67 | 4.44 | 500 | 2.95 | 2.65 | 3.05 | 2.55 | 250 | 3.2 | 2.9 | 3.3 | 2.8 | 2.225 | 1.1 | 1.8 | 2 | 1.2 | 2 |
| 300 | 24 | 600 | 2.00 | 6.02 | 600 | 2.85 | 2.55 | 3 | 2.4 | 300 | 3.15 | 2.85 | 3.3 | 2.7 | 2.225 | 1.1 | 1.8 | 2 | 1.2 | 2 |
| 300 | 28 | 700 | 2.33 | 7.36 | 700 | 2.75 | 2.45 | 2.95 | 2.25 | 350 | 3.1 | 2.8 | 3.3 | 2.6 | 2.225 | 1.1 | 1.8 | 2 | 1.2 | 2 |
| 300 | 32 | 800 | 2.67 | 8.52 | 800 | 2.65 | 2.35 | 2.9 | 2.1 | 400 | 3.05 | 2.75 | 3.3 | 2.5 | 2.225 | 1.1 | 1.9 | 2 | 1.2 | 2.2 |
| 300 | 36 | 900 | 3.00 | 9.54 | 900 | 2.55 | 2.25 | 2.85 | 1.95 | 450 | 3 | 2.7 | 3.3 | 2.4 | 2.225 | 1.1 | 1.9 | 2 | 1.2 | 2.2 |
| 400 | 16 | 400 | 1.00 | 0.00 | 400 | 3.1 | 2.7 | 3.1 | 2.7 | 200 | 3.3 | 2.9 | 3.3 | 2.9 | 2.225 | 1.1 | 1.8 | 2 | 1.2 | 2 |
| 400 | 20 | 500 | 1.25 | 1.94 | 500 | 3 | 2.6 | 3.05 | 2.55 | 250 | 3.25 | 2.85 | 3.3 | 2.8 | 2.225 | 1.1 | 1.8 | 2 | 1.2 | 2 |
| 400 | 24 | 600 | 1.50 | 3.52 | 600 | 2.9 | 2.5 | 3 | 2.4 | 300 | 3.2 | 2.8 | 3.3 | 2.7 | 2.225 | 1.1 | 1.8 | 2 | 1.2 | 2 |
| 400 | 28 | 700 | 1.75 | 4.86 | 700 | 2.8 | 2.4 | 2.95 | 2.25 | 350 | 3.15 | 2.75 | 3.3 | 2.6 | 2.225 | 1.1 | 1.8 | 2 | 1.2 | 2 |
| 400 | 32 | 800 | 2.00 | 6.02 | 800 | 2.7 | 2.3 | 2.9 | 2.1 | 400 | 3.1 | 2.7 | 3.3 | 2.5 | 2.225 | 1.1 | 1.8 | 2 | 1.2 | 2 |
| 400 | 36 | 900 | 2.25 | 7.04 | 900 | 2.6 | 2.2 | 2.85 | 1.95 | 450 | 3.05 | 2.65 | 3.3 | 2.4 | 2.225 | 1.1 | 1.9 | 2 | 1.2 | 2.2 |
| 400 | 40 | 1000 | 2.50 | 7.96 | 1000 | 2.5 | 2.1 | 2.8 | 1.8 | 500 | 3 | 2.6 | 3.3 | 2.3 | 2.225 | 1.1 | 1.9 | 2 | 1.2 | 2.2 |
| 600 | 24 | 600 | 1.00 | 0.00 | 600 | 3 | 2.4 | 3 | 2.4 | 300 | 3.3 | 2.7 | 3.3 | 2.7 | 2.1 | 1.1 | 1.9 | 2 | 1.2 | 2.2 |
| 600 | 28 | 700 | 1.17 | 1.34 | 700 | 2.9 | 2.3 | 2.95 | 2.25 | 350 | 3.25 | 2.65 | 3.3 | 2.6 | 2.225 | 1.1 | 1.9 | 2 | 1.2 | 2.2 |
| 600 | 32 | 800 | 1.33 | 2.50 | 800 | 2.8 | 2.2 | 2.9 | 2.1 | 400 | 3.2 | 2.6 | 3.3 | 2.5 | 2.225 | 1.1 | 1.9 | 2 | 1.2 | 2.2 |
| 600 | 36 | 900 | 1.50 | 3.52 | 900 | 2.7 | 2.1 | 2.85 | 1.95 | 450 | 3.15 | 2.55 | 3.3 | 2.4 | 2.225 | 1.1 | 1.9 | 2 | 1.2 | 2.2 |
| 600 | 40 | 1000 | 1.67 | 4.44 | 1000 | 2.6 | 2 | 2.8 | 1.8 | 500 | 3.1 | 2.5 | 3.3 | 2.3 | 2.225 | 1.1 | 1.9 | 2 | 1.2 | 2.2 |
| 600 | 44 | 1200 | 1.83 | 5.26 | 1100 | 2.5 | 1.9 | 2.75 | 1.65 | 550 | 3.05 | 2.45 | 3.3 | 2.2 | 2.1 | 1.1 | 1.9 | 2 | 1.2 | 2.2 |
| 600 | 48 | 1400 | 2.00 | 6.02 | 1200 | 2.4 | 1.8 | 2.7 | 1.5 | 600 | 3 | 2.4 | 3.3 | 2.1 | 2.1 | 1.1 | 1.9 | 2 | 1.2 | 2.2 |

$\mathbf{V}_{\text {то }}$ and $\mathbf{V}_{\mathrm{cc}}=1.8 \mathrm{~V}^{1}$

| 200 | 8 | 200 | 1.00 | 0.00 | 200 | 1.7 | 1.5 | 1.7 | 1.5 | 100 | 1.8 | 1.6 | 1.8 | 1.6 | 0.725 | 1.1 | 1.8 | 0.5 | NA |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 200 | 12 | 300 | 1.50 | 3.52 | 300 | 1.6 | 1.4 | 1.65 | 1.35 | 150 | 1.75 | 1.55 | 1.8 | 1.5 | 0.725 | 1.1 | 1.8 | 0.5 | NA |  |
| 200 | 16 | 400 | 2.00 | 6.02 | 400 | 1.5 | 1.3 | 1.6 | 1.2 | 200 | 1.7 | 1.5 | 1.8 | 1.4 | 0.725 | 1.1 | 1.8 | 0.5 | NA |  |
| 200 | 20 | 500 | 2.50 | 7.96 | 500 | 1.4 | 1.2 | 1.55 | 1.05 | 250 | 1.65 | 1.45 | 1.8 | 1.3 | 0.725 | 1.1 | 1.8 | 0.5 | NA |  |
| NA |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 200 | 24 | 600 | 3.00 | 9.54 | 600 | 1.3 | 1.1 | 1.5 | 0.9 | 300 | 1.6 | 1.4 | 1.8 | 1.2 | 0.725 | 1.1 | 1.8 | 0.5 | NA |  |
| 300 | 12 | 300 | 1.00 | 0.00 | 300 | 1.65 | 1.35 | 1.65 | 1.35 | 150 | 1.8 | 1.5 | 1.8 | 1.5 | 0.725 | 1.1 | 1.8 | 0.5 | NA | NA |
| 300 | 16 | 400 | 1.33 | 2.50 | 400 | 1.55 | 1.25 | 1.6 | 1.2 | 200 | 1.75 | 1.45 | 1.8 | 1.4 | 0.725 | 1.1 | 1.8 | 0.5 | NA | NA |
| 300 | 20 | 500 | 1.67 | 4.44 | 500 | 1.45 | 1.15 | 1.55 | 1.05 | 250 | 1.7 | 1.4 | 1.8 | 1.3 | 0.725 | 1.1 | 1.8 | 0.5 | NA | NA |
| 300 | 24 | 600 | 2.00 | 6.02 | 600 | 1.35 | 1.05 | 1.5 | 0.9 | 300 | 1.65 | 1.35 | 1.8 | 1.2 | 0.725 | 1.1 | 1.8 | 0.5 | NA | NA |
| 300 | 28 | 700 | 2.33 | 7.36 | 700 | 1.25 | 0.95 | 1.45 | 0.75 | 350 | 1.6 | 1.3 | 1.8 | 1.1 | 0.725 | 1.1 | 1.8 | 0.5 | NA | NA |
| 400 | 16 | 400 | 1.00 | 0.00 | 400 | 1.6 | 1.2 | 1.6 | 1.2 | 200 | 1.8 | 1.4 | 1.8 | 1.4 | 0.725 | 1.1 | 1.8 | 0.5 | NA | NA |
| 400 | 20 | 500 | 1.25 | 1.94 | 500 | 1.5 | 1.1 | 1.55 | 1.05 | 250 | 1.75 | 1.35 | 1.8 | 1.3 | 0.725 | 1.1 | 1.8 | 0.5 | NA | NA |
| 400 | 24 | 600 | 1.50 | 3.52 | 600 | 1.4 | 1 | 1.5 | 0.9 | 300 | 1.7 | 1.3 | 1.8 | 1.2 | 0.725 | 1.1 | 1.8 | 0.5 | NA | NA |
| 400 | 28 | 700 | 1.75 | 4.86 | 700 | 1.3 | 0.9 | 1.45 | 0.75 | 350 | 1.65 | 1.25 | 1.8 | 1.1 | 0.725 | 1.1 | 1.8 | 0.5 | NA | NA |
| 400 | 32 | 800 | 2.00 | 6.02 | 800 | 1.2 | 0.8 | 1.4 | 0.6 | 400 | 1.6 | 1.2 | 1.8 | 1 | 0.725 | 1.1 | 1.8 | 0.5 | NA | NA |
| 600 | 24 | 600 | 1.00 | 0.00 | 600 | 1.5 | 0.9 | 1.5 | 0.9 | 300 | 1.8 | 1.2 | 1.8 | 1.2 | 0.6 | 1.1 | 1.9 | 0.5 | NA | NA |

[^2]Table 15. Symbol Definitions for Output Levels vs. Setting

| Symbol | Formula | Definition |
| :---: | :---: | :---: |
| Vod | $25 \Omega \times$ loc | Peak differential output voltage |
| $V_{\text {OD }} \mathrm{p}-\mathrm{p}$ | $25 \Omega \times \mathrm{ldC} \times 2=2 \times \mathrm{V}_{\text {OD }}$ | Peak-to-peak differential output voltage |
| dVocm_de-coupled | $25 \Omega \times \mathrm{I}_{\text {TOT }} / 2=\mathrm{V}_{\text {OD }} \mathrm{p}-\mathrm{p} / 4+(\mathrm{IPE} / 2 \times 25)$ | Output common-mode shift |
| dVocm_ac-coupled | $50 \Omega \times \mathrm{I}_{\text {TOT }} / 2=\mathrm{V}_{\text {OD }} \mathrm{p}-\mathrm{p} / 2+\left(\mathrm{I}_{\mathrm{PE}} / 2 \times 50\right)$ | Output common-mode shift |
| ldc | Vod/RTerm | Output current that sets output level |
| $\mathrm{IPE}^{\text {P }}$ | - | Output current used for PE |
| Itot $^{\text {to }}$ | $\mathrm{IdC}^{\text {c }}+\mathrm{IPE}$ | Total transmitter output current |
| $\mathrm{V}_{\mathrm{H}}$ | $V_{\text {TTO }}-$ dV ${ }_{\text {Ocm }}+\mathrm{V}_{\text {od/2 }}$ | Maximum single-ended output voltage |
| $\mathrm{V}_{\mathrm{L}}$ | $\mathrm{V}_{\text {TTO }}-\mathrm{d} \mathrm{V}_{\text {OCM }}$ - $\mathrm{V}_{\text {OD }} / 2$ | Minimum single-ended output voltage |

## SELECTIVE SQUELCH AND DISABLE

Each transmitter is equipped with output disable and output squelch controls. Disable is a full power-down state: the transmitter current is reduced to zero and the output pins pull up to VTTO, but there is a delay of approximately $1 \mu \mathrm{~s}$ associated with re-enabling the transmitter. The output disable control is accessed through the EN bit (Bit 5) of the OUT_A/OUT_B configuration registers through the $\mathrm{I}^{2} \mathrm{C}$ control interface.
Squelch is not a full power-down state but a state in which only the output current is reduced to zero and the output pins pull up to VTTO, and there is a much smaller delay to bring back the output current. The output squelch and the output disable control can both be accessed through the OUT_A/OUT_B squelch control registers, with the top nibble representing the squelch control for one entire output port and the bottom nibble representing the output disable for one entire output port. The ports are disabled or squelched by writing 0 s to the corresponding nibbles. The ports are enabled by writing all 1s, which is the default setting. For example, to squelch Port A, Register 0 xC 3 must be set to 0 x 0 F . The entire nibble must be written to all 0 s for this functionality.

Table 16. Squelch Programming

| Name | Address | Data |  | Default |
| :--- | :--- | :--- | :--- | :--- |
| OUT_A/ | $0 \times C 3$, | $\overline{\text { SQUELCH[3:0] }}$ | $\overline{\text { DISABLE[3:0] }}$ | $0 \times F F$ |
| OUT_B <br> Squelch <br> Control | $0 x E 3$ |  |  |  |

## ADN8102

## I ${ }^{2} \mathrm{C}$ CONTROL INTERFACE

## SERIAL INTERFACE GENERAL FUNCTIONALITY

The ADN8102 register set is controlled through a 2 -wire $\mathrm{I}^{2} \mathrm{C}$ interface. The ADN8102 acts only as an $\mathrm{I}^{2} \mathrm{C}$ slave device. Therefore, the $\mathrm{I}^{2} \mathrm{C}$ bus in the system needs to include an $\mathrm{I}^{2} \mathrm{C}$ master to configure the ADN8102 and other $\mathrm{I}^{2} \mathrm{C}$ devices that may be on the bus. Data transfers are controlled using the two $\mathrm{I}^{2} \mathrm{C}$ wires: the SCL input clock pin and the SDA bidirectional data pin.

The ADN8102 $\mathrm{I}^{2} \mathrm{C}$ interface can be run in the standard ( 100 kHz ) and fast ( 400 kHz ) modes. The SDA line only changes value when the SCL pin is low with two exceptions. To indicate the beginning or continuation of a transfer, the SDA pin is driven low while the SCL pin is high, and to indicate the end of a transfer, the SDA line is driven high while the SCL line is high. Therefore, it is important to control the SCL clock to toggle only when the SDA line is stable, unless indicating a start, repeated start, or stop condition.

## $I^{2}$ C INTERFACE DATA TRANSFERS—DATA WRITE

To write data to the ADN8102 register set, a microcontroller, or any other $\mathrm{I}^{2} \mathrm{C}$ master, needs to send the appropriate control signals to the ADN8102 slave device. The steps that need to be completed are listed as follows, where the signals are controlled by the $\mathrm{I}^{2} \mathrm{C}$ master, unless otherwise specified. A diagram of the procedure can be seen in Figure 42.

1. Send a start condition (while holding the SCL line high, pull the SDA line low).
2. Send the ADN8102 part address (seven bits) whose upper five bits are the static value 10010b and whose lower two bits are controlled by the ADDR[1:0] input pins. This transfer should be MSB first.
3. Send the write indicator bit (0).
4. Wait for the ADN8102 to acknowledge the request.
5. Send the register address (eight bits) to which data is to be written. This transfer should be MSB first.
6. Wait for the ADN8102 to acknowledge the request.
7. Send the data (eight bits) to be written to the register whose address was set in Step 5. This transfer should be MSB first.
8. Wait for the ADN8102 to acknowledge the request.

9a. Send a stop condition (while holding the SCL line high, pull the SDA line high) and release control of the bus.
$9 b$. Send a repeated start condition (while holding the SCL line high, pull the SDA line low) and continue with Step 2 in this procedure to perform another write.
$9 c$. Send a repeated start condition (while holding the SCL line high, pull the SDA line low) and continue with Step 2 of the read procedure (in the I2C Interface Data TransfersData Read section) to perform a read from another address.
9d. Send a repeated start condition (while holding the SCL line high, pull the SDA line low) and continue with Step 8 of the read procedure (in the I2C Interface Data TransfersData Read section) to perform a read from the same address set in Step 5.

Figure 42 shows the ADN8102 write process. The SCL signal is shown along with a general write operation and a specific example. In the example, Data $0 \times 92$ is written to Address $0 \times 6 \mathrm{D}$ of an ADN8102 part with a part address of $0 x 4 \mathrm{~B}$. The part address is seven bits wide. The upper five bits of the ADN8102 are internally set to 10010 b . The lower two bits are controlled by the $\operatorname{ADDR}[1: 0]$ pins. In this example, the bits controlled by the $\operatorname{ADDR}[1: 0]$ pins are set to 11b. In Figure 42, the corresponding step number is visible in the circle under the waveform. The SCL line is driven by the $I^{2} \mathrm{C}$ master and never by the ADN8102 slave. As for the SDA line, the data in the shaded polygons is driven by the ADN8102, whereas the data in the nonshaded polygons is driven by the $\mathrm{I}^{2} \mathrm{C}$ master. The end phase case shown is that of Step 9a.

Note that the SDA line only changes when the SCL line is low, except for the case of sending a start, stop, or repeated start condition, Step 1 and Step 9 in this case.


Figure 42. ${ }^{2}$ C Write Diagram

## ADN8102

## $I^{2} \mathrm{C}$ INTERFACE DATA TRANSFERS—DATA READ

To read data from the ADN8102 register set, a microcontroller, or any other $\mathrm{I}^{2} \mathrm{C}$ master, needs to send the appropriate control signals to the ADN8102 slave device. The steps that need to be completed are listed as follows, where the signals are controlled by the $\mathrm{I}^{2} \mathrm{C}$ master, unless otherwise specified. A diagram of the procedure can be seen in Figure 43.

1. Send a start condition (while holding the SCL line high, pull the SDA line low).
2. Send the ADN8102 part address (seven bits) whose upper five bits are the static value 10010b and whose lower two bits are controlled by the input pins $\operatorname{ADDR}[1: 0]$. This transfer should be MSB first.
3. Send the write indicator bit (0).
4. Wait for the ADN8102 to acknowledge the request.
5. Send the register address (eight bits) from which data is to be read. This transfer should be MSB first. The register address is kept in memory in the ADN8102 until the part is reset or the register address is written over with the same procedure (Step 1 to Step 6).
6. Wait for the ADN8102 to acknowledge the request.
7. Send a repeated start condition (while holding the SCL line high, pull the SDA line low).
8. Send the ADN8102 part address (seven bits) whose upper five bits are the static value 10010 b and whose lower two bits are controlled by the input pins $\operatorname{ADDR}[1: 0]$. This transfer should be MSB first.
9. Send the read indicator bit (1).
10. Wait for the ADN8102 to acknowledge the request.
11. The ADN8102 then serially transfers the data (eight bits) held in the register indicated by the address set in Step 5.
12. Acknowledge the data.

13a. Send a stop condition (while holding the SCL line high, pull the SDA line high) and release control of the bus.
13b. Send a repeated start condition (while holding the SCL line high, pull the SDA line low) and continue with Step 2 of the write procedure (in the I2C Interface Data Transfers-Data Write section) to perform a write.
13c. Send a repeated start condition (while holding the SCL line high, pull the SDA line low) and continue with Step 2 of this procedure to perform a read from a another address.
13d. Send a repeated start condition (while holding the SCL line high, pull the SDA line low) and continue with Step 8 of this procedure to perform a read from the same address.

Figure 43 shows the ADN8102 read process. The SCL signal is shown along with a general read operation and a specific example. In the example, Data 0x49 is read from Address 0x6D of an ADN8102 part with a part address of 0x4B. The part address is seven bits wide. The upper five bits of the ADN8102 are internally set to 10010b. The lower two bits are controlled by the $\operatorname{ADDR}[1: 0]$ pins. In this example, the bits controlled by the $\operatorname{ADDR}[1: 0]$ pins are set to 11b. In Figure 43, the corresponding step number is visible in the circle under the waveform. The SCL line is driven by the $\mathrm{I}^{2} \mathrm{C}$ master and never by the ADN8102 slave. As for the SDA line, the data in the shaded polygons is driven by the ADN8102, whereas the data in the nonshaded polygons is driven by the $\mathrm{I}^{2} \mathrm{C}$ master. The end phase case shown is that of Step 13a.

Note that the SDA line changes only when the SCL line is low, except for the case of sending a start, stop, or repeated start condition, as in Step 1, Step 7, and Step 13. In Figure 43, A is the same as ACK in Figure 42. Equally, Sr represents a repeated start where the SDA line is brought high before SCL is raised. SDA is then dropped while SCL is still high.


Figure 43. $1^{2}$ C Read Diagram

## ADN8102

## PCB DESIGN GUIDELINES

Proper RF PCB design techniques must be used for optimal performance.

## POWER SUPPLY CONNECTIONS AND GROUND PLANES

Use of one low impedance ground plane is recommended. The VEE pins should be soldered directly to the ground plane to reduce series inductance. If the ground plane is an internal plane and connections to the ground plane are made through vias, multiple vias can be used in parallel to reduce the series inductance. The exposed pad should be connected to the VEE plane using plugged vias so that solder does not leak through the vias during reflow.
Use of a $10 \mu \mathrm{~F}$ electrolytic capacitor between VCC and VEE is recommended at the location where the 3.3 V supply enters the printed circuit board (PCB). It is recommended that $0.1 \mu \mathrm{~F}$ and 1 nF ceramic chip capacitors be placed in parallel at each supply pin for high frequency power supply decoupling. When using $0.1 \mu \mathrm{~F}$ and 1 nF ceramic chip capacitors, they should be placed between the IC power supply pins (VCC, VTTI, and VTTO) and VEE, as close as possible to the supply pins.

By using adjacent power supply and GND planes, excellent high frequency decoupling can be realized by using close spacing between the planes. This capacitance is given by

$$
C_{\text {PLANE }}=0.88 \varepsilon_{r} \times A / d(\mathrm{pF})
$$

where:
$\varepsilon_{r}$ is the dielectric constant of the PCB material.
$A$ is the area of the overlap of power and GND planes ( $\mathrm{cm}^{2}$ ).
$d$ is the separation between planes ( mm ).
For FR4, $\varepsilon_{r}=4.4$, and 0.25 mm spacing, $\mathrm{C} \approx 15 \mathrm{pF} / \mathrm{cm}^{2}$.

## TRANSMISSION LINES

Use of $50 \Omega$ transmission lines is required for all high frequency input and output signals to minimize reflections. It is also necessary for the high speed pairs of differential input traces to be matched in length, as well as the high speed pairs of differential output traces, to avoid skew between the differential traces.

## SOLDERING GUIDELINES FOR CHIP SCALE PACKAGE

The lands on the LFCSP are rectangular. The PCB pad for these should be 0.1 mm longer than the package land length and 0.05 mm wider than the package land width. Center the land on the pad, which ensures that the solder joint size is maximized. The bottom of the chip scale package has a central exposed pad. The pad on the PCB should be at least as large as this exposed pad. The user must connect the exposed pad to VEE using plugged vias so that solder does not leak through the vias during reflow. This ensures a solid connection from the exposed pad to VEE.

## ADN8102

## REGISTER MAP

Table 17. ${ }^{2}{ }^{2} \mathrm{C}$ Register Definitions

| Name | Address | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Default |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Reset | 0x00 |  |  |  |  |  |  |  | RESET |  |
| Global Configuration Control | 0x02 |  |  |  |  |  |  | LB[1] | LB[0] | 0x00 |
| Mode | 0x0F |  |  |  |  |  |  | MODE[1] | MODE[0] | 0x00 |
| TxHeadroom | 0x23 | TxH_B3 | TxH_B2 | TxH_B1 | TxH_BO | TxH_A3 | TxH_A2 | TxH_A1 | TxH_A0 | 0x00 |
| IN_A Configuration | 0x80 |  | PNSWAP | EQBY | EN |  | EQ[2] | EQ[1] | EQ[0] | 0x30 |
| IN_A LOS Threshold | 0x81 |  | THRESH[6] | THRESH[5] | THRESH[4] | THRESH[3] | THRESH[2] | THRESH[1] | THRESH[0] | 0x04 |
| IN_A LOS Hysteresis | 0x82 |  | HYST[6] | HYST[5] | HYST[4] | HYST[3] | HYST[2] | HYST[1] | HYST[0] | 0x12 |
| IN_A LOS Status ${ }^{1}$ | 0x1F | $\begin{aligned} & \text { STICKY } \\ & \text { LOS[3] } \end{aligned}$ | $\begin{aligned} & \hline \text { STICKY } \\ & \text { LOS[2] } \end{aligned}$ | $\begin{aligned} & \hline \text { STICKY } \\ & \text { LOS[1] } \end{aligned}$ | $\begin{aligned} & \text { STICKY } \\ & \text { LOS[0] } \end{aligned}$ | REAL-TIME LOS[3] | REAL-TIME LOS[2] | REAL-TIME LOS[1] | REAL-TIME LOS[0] |  |
| IN_A EQ1 Control | 0x83 |  | $\begin{aligned} & \mathrm{EQ} \mathrm{CTL} \\ & \text { SRC } \end{aligned}$ | EQ1[5] | EQ1[4] | EQ1[3] | EQ1[2] | EQ1[1] | EQ1[0] | 0x00 |
| IN_AEQ2 Control | 0x84 |  |  | EQ2[5] | EQ2[4] | EQ2[3] | EQ2[2] | EQ2[1] | EQ2[0] | 0x00 |
| IN_A0 FR4 Control | 0x85 |  |  |  |  |  |  | LUT SELECT | $\begin{aligned} & \text { LUT } \\ & \text { FR4/CX4 } \end{aligned}$ | 0x00 |
| IN_A1 FR4 Control | 0x8D |  |  |  |  |  |  | $\begin{aligned} & \hline \text { LUT } \\ & \text { SELECT } \end{aligned}$ | $\begin{aligned} & \hline \text { LUT } \\ & \text { FR4/CX4 } \end{aligned}$ | 0x00 |
| IN_A2 FR4 Control | 0x95 |  |  |  |  |  |  | $\begin{aligned} & \hline \text { LUT } \\ & \text { SELECT } \end{aligned}$ | $\begin{aligned} & \hline \text { LUT } \\ & \text { FR4/CX4 } \end{aligned}$ | 0x00 |
| IN_A3 FR4 Control | 0x9D |  |  |  |  |  |  | LUT SELECT | LUT <br> FR4/CX4 | 0x00 |
| IN_B Configuration | 0xA0 |  | PNSWAP | EQBY | EN |  | EQ[2] | EQ[1] | EQ[0] | 0x30 |
| $\begin{aligned} & \hline \text { IN_B LOS } \\ & \text { Threshold } \end{aligned}$ | 0xA1 |  | THRESH[6] | THRESH[5] | THRESH[4] | THRESH[3] | THRESH[2] | THRESH[1] | THRESH[0] | 0x04 |
| IN_B LOS Hysteresis | 0xA2 |  | HYST[6] | HYST[5] | HYST[4] | HYST[3] | HYST[2] | HYST[1] | HYST[0] | 0x12 |
| $\begin{aligned} & \text { IN_B LOS } \\ & \text { Status }^{1} \\ & \hline \end{aligned}$ | 0x3F | $\begin{aligned} & \text { STICKY } \\ & \text { LOS [3] } \end{aligned}$ | $\begin{aligned} & \text { STICKY } \\ & \text { LOS [2] } \end{aligned}$ | $\begin{aligned} & \hline \text { STICKY } \\ & \text { LOS [1] } \end{aligned}$ | $\begin{aligned} & \hline \text { STICKY } \\ & \text { LOS[0] } \end{aligned}$ | $\begin{aligned} & \text { REAL-TIME } \\ & \text { LOS[3] } \end{aligned}$ | $\begin{aligned} & \text { REAL-TIME } \\ & \text { LOS[2] } \end{aligned}$ | REAL-TIME LOS[1] | $\begin{aligned} & \text { REAL-TIME } \\ & \text { LOS[0] } \end{aligned}$ |  |
| IN_B EQ1 Control | 0xA3 |  | $\begin{aligned} & \hline \text { EQ CTL } \\ & \text { SRC } \end{aligned}$ | EQ1[5] | EQ1[4] | EQ1[3] | EQ1[2] | EQ1[1] | EQ1[0] | 0x00 |
| IN_B EQ2 <br> Control | 0xA4 |  |  | EQ2[5] | EQ2[4] | EQ2[3] | EQ2[2] | EQ2[1] | EQ2[0] | 0x00 |
| IN_B3 FR4 Control | 0xA5 |  |  |  |  |  |  | LUT SELECT | $\begin{aligned} & \hline \text { LUT } \\ & \text { FR4/CX4 } \end{aligned}$ | 0x00 |
| IN_B2 FR4 Control | 0xAD |  |  |  |  |  |  | $\begin{aligned} & \text { LUT } \\ & \text { SELECT } \end{aligned}$ | $\begin{aligned} & \hline \text { LUT } \\ & \text { FR4/CX4 } \end{aligned}$ | 0x00 |
| IN B1 FR4 Control | 0xB5 |  |  |  |  |  |  | LUT SELECT | $\begin{aligned} & \hline \text { LUT } \\ & \text { FR4/CX4 } \end{aligned}$ | 0x00 |
| IN_BO FR4 Control | 0xBD |  |  |  |  |  |  | LUT SELECT | LUT FR4/CX4 | 0x00 |

## ADN8102

| Name | Address | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Default |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OUT_A Configuration | 0xC0 |  |  | EN | DATA RATE |  | $\mathrm{PE}[2]$ | $\mathrm{PE}[1]$ | $\mathrm{PE}[0]$ | 0x20 |
| OUT_A <br> Output Level <br> Control 1 | 0xC1 | $\begin{aligned} & \hline \text { PE CTL } \\ & \text { SRC } \end{aligned}$ | OUTA_OLEV1[6:0] |  |  |  |  |  |  | 0x40 |
| OUT_A <br> Output Level Control 0 | 0xC2 |  | OUTA_OLEVO[6:0] |  |  |  |  |  |  | 0x40 |
| OUT_A Squelch Control | 0xC3 | SQUELCH[3:0] |  |  |  | DISABLE[3:0] |  |  |  | 0xFF |
| OUT_B Configuration | 0xE0 |  |  | EN | DATA RATE |  | PE[2] | PE[1] | PE[0] | 0x20 |
| OUT_B <br> Output Level Control 1 | 0xE1 | $\begin{aligned} & \text { PE CTL } \\ & \text { SRC } \end{aligned}$ | OUTB_OLEV1[6:0] |  |  |  |  |  |  | 0x40 |
| OUT_B <br> Output Level <br> Control 0 | 0xE2 |  | OUTB_OLEVO[6:0] |  |  |  |  |  |  | 0x40 |
| OUT_B Squelch Control | 0xE3 | $\overline{\text { SQUELCH[3:0] }}$ |  |  |  |  | $\overline{\text { DISABLE[3:0] }}$ |  |  | 0xFF |

${ }^{1}$ Read-only register.

## OUTLINE DIMENSIONS



ORDERING GUIDE

| Model | Temperature Range | Package Description | Package Option |
| :--- | :--- | :--- | :--- |
| ADN8102ACPZ ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $64-$ Lead Lead Frame Chip Scale Package [LFCSP_VQ] | CP-64-2 |
| ADN8102ACPZ-R7 ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 64-Lead Lead Frame Chip Scale Package [LFCSP_VQ] | CP-64-2 |
| ADN8102-EVALZ ${ }^{1}$ |  | Evaluation Board |  |
| $\mathrm{Z}=$ RoHS Compliant Part. |  |  |  |

## ADN8102

## NOTES


[^0]:    ${ }^{1} V_{\text {ICM }}$ is the input common-mode voltage.
    ${ }^{2}$ Programmable via $I^{2} C$.

[^1]:    Rev. A | Page 21 of 32

[^2]:    ${ }^{1}$ TxHeadroom $=1$ is not an option at $V_{T o}$ and $V_{C C}=1.8 \mathrm{~V}$.

