# Quad Isolated Precision Gate Driver, 0.1 A Output 

## FEATURES

Quad outputs isolated from input and each other
Input-to-output differential: $\pm 700 \mathrm{~V}$ peak
Output-to-output differential: $\pm 700 \mathrm{~V}$ peak
0.1 A peak output current

High frequency operation: 5 MHz maximum
High common-mode transient immunity: > $75 \mathrm{kV} / \mu \mathrm{s}$
High temperature operation: $105^{\circ} \mathrm{C}$
Wide body, 28-lead SOIC

## APPLICATIONS

## Plasma display modules

## GENERAL DESCRIPTION

The ADuM1420 ${ }^{1}$ is a quad isolated gate driver that employs Analog Devices, Inc. iCoupler ${ }^{\ominus}$ technology to provide independent and isolated high-side and low-side outputs.

In comparison to gate drivers employing high voltage level translation methodologies, the ADuM1420 offers the benefit of true, galvanic isolation between the input and each of the four outputs. Each output can be operated up to $\pm 700 \mathrm{~V}$ peak relative to the input, thereby supporting low-side switching to negative voltages. The differential voltage between any two outputs can be as high as 700 V peak.
${ }^{1}$ Protected by U.S. Patents $5,952,849 ; 6,291,907$; and $7,075,329$. Other patents pending.


Rev. A

## ADuM1420

## TABLE OF CONTENTS


Recommended Operating Conditions .....  4
Absolute Maximum Ratings .....  5
ESD Caution .....  5
Pin Configuration and Function Descriptions .....  7
Typical Performance Characteristics .....  8
Application Information .....  9
Common-Mode Transient Immunity .....  9
Power-Up/Power-Down Considerations ..... 10
Outline Dimensions ..... 11
Ordering Guide ..... 11

## REVISION HISTORY

2/08—Revision A: Initial Version

## SPECIFICATIONS

## ELECTRICAL CHARACTERISTICS

All voltages are relative to their respective ground. $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 1} \leq 5.5 \mathrm{~V}, 12 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DDA}} \leq 18 \mathrm{~V}, 12 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DDB}} \leq 18 \mathrm{~V}, 12 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DDC}} \leq 18 \mathrm{~V}$, $12 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DDD}} \leq 18 \mathrm{~V}$. All minimum/maximum specifications apply over the entire recommended operating range, unless otherwise noted. All typical specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DDI}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDA}}=15 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDB}}=15 \mathrm{~V}$.

Table 1.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC SPECIFICATIONS |  |  |  |  |  |  |
| Input Supply Current, Quiescent | IDDI (0) |  | 5.1 | 8.0 | mA |  |
| Output Supply Current (A, B, C, or D), Quiescent | $\operatorname{lddA}(0), \operatorname{ldob}($ ( ) , $\operatorname{ldDC}(0), \operatorname{ldDD}(Q)$ |  | 0.3 | 1.2 | mA |  |
| Input Supply Current, 10 Mbps | IDDI (10) |  | 12 | 16 | mA |  |
| Output Supply Current (A, B, C, or D), 10 Mbps | $\operatorname{ldDA}(10), I_{\text {DDB (10) }}$, $\operatorname{ldDC}(10), \operatorname{ldDD}(10)$ |  | 16 | 22 | mA | $C_{L}=200 \mathrm{pF}$ |
| Input Currents | $I_{A A}, I_{B}, I_{1 C}$, <br> lid, IDISABLE | -10 | +0.01 | +10 | $\mu \mathrm{A}$ | $\begin{aligned} & 0 V^{\leq} \leq V_{I A}, V_{I B}, V_{I C}, V_{I D} \\ & V_{\text {DISABLE }} \leq \mathrm{V}_{\text {DD1 }} \end{aligned}$ |
| Logic High Input Threshold | $\mathrm{V}_{\mathrm{IH}}$ | 2.0 |  |  | V |  |
| Logic Low Input Threshold | VIL |  |  | 0.8 | V |  |
| Logic High Output Voltages | $\mathrm{V}_{\text {оан }} \mathrm{V}_{\text {овн, }}$ Voch, VodH | $\begin{aligned} & V_{D D A}-0.1, \\ & V_{D D B}-0.1, \\ & V_{D D C}-0.1, \\ & V_{D D D}-0.1 \end{aligned}$ | $V_{\text {DDA, }}, V_{\text {DDB, }}$ $V_{D D C}, V_{D D D}$ |  | V | $\mathrm{l}_{\text {OA, }} \mathrm{l}_{\text {Ob, }} \mathrm{l}_{\text {Oc, }} \mathrm{log}^{\text {a }}=-1 \mathrm{~mA}$ |
| Logic Low Output Voltages | Voal, $\mathrm{V}_{\text {obl, }}$ <br> Vocl, Vodl |  |  | 0.1 | V |  |
| Output Short-Circuit Pulsed Current ${ }^{1}$ | $\mathrm{I}_{\mathrm{OA}}(\mathrm{SC}), \mathrm{IOB}_{\mathrm{OB}}(\mathrm{SC})$, $\operatorname{loc}(\mathrm{SC}), \operatorname{lod}(\mathrm{SC})$ | 100 |  |  | mA |  |
| SWITCHING SPECIFICATIONS |  |  |  |  |  |  |
| Minimum Pulse Width ${ }^{2}$ | PW |  |  | 100 | ns | $C_{L}=200 \mathrm{pF}, \mathrm{ED}$ DISABLE $=0$ |
| Maximum Switching Frequency ${ }^{3}$ |  | 5 |  |  | Mbps | $C_{L}=200 \mathrm{pF}, \mathrm{ED}$ DISABLE $=0$ |
| Propagation Delay ${ }^{4}$ | $\mathrm{t}_{\text {PHL, }} \mathrm{t}_{\text {PLH }}$ | 99 | 110 | 128 | ns | $C_{L}=200 \mathrm{pF}, \mathrm{ED}$ DISABLE $=0$ |
| Change vs. Temperature |  |  | 85 |  | $\mathrm{ps} /{ }^{\circ} \mathrm{C}$ | $C_{L}=200 \mathrm{pF}$, ED DISABLE $=0$ |
| Pulse Width Distortion, \|ttple - tphl | PWD |  |  | 8 | ns | $\mathrm{C}_{\mathrm{L}}=200 \mathrm{pF}, \mathrm{ED}$ DISABLE $=0$ |
| Channel-to-Channel Matching, Rising vs. Rising Edges ${ }^{5}$ |  |  |  | 5 | ns | $C_{L}=200 \mathrm{pF}, \mathrm{ED}$ DISABLE $=0$ |
| Channel-to-Channel Matching, Falling vs. Falling Edges ${ }^{5}$ |  |  |  | 9 | ns | $C \mathrm{~L}=200 \mathrm{pF}, \mathrm{ED}$ DISABLE $=0$ |
| Channel-to-Channel Matching, Rising vs. Falling Edges ${ }^{6}$ |  |  |  | 13 | ns | $C_{L}=200 \mathrm{pF}, \mathrm{ED}$ DISABLE $=0$ |
| Part-to-Part Matching, Rising or Falling Edges ${ }^{7}$ |  |  |  | 10 | ns | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=200 \mathrm{pF}, \mathrm{ED} \text { DISABLE }=0, \\ & \text { input } \mathrm{t}_{\mathrm{R}}=3 \mathrm{~ns} \end{aligned}$ |
| Part-to-Part Matching, Rising vs. Falling Edges ${ }^{8}$ |  |  |  | 18 | ns | $\begin{aligned} & C_{L}=200 \mathrm{pF}, \mathrm{ED} \text { DISABLE }=0, \\ & \text { input } \mathrm{t}_{\mathrm{R}}=3 \mathrm{~ns} \end{aligned}$ |
| Output Rise/Fall Time (10\% to 90\%) | $\mathrm{t}_{\mathrm{R}} / \mathrm{t}_{\mathrm{F}}$ |  |  | 25 | ns | $C_{L}=200 \mathrm{pF}$, ED DISABLE $=0$ |

[^0]
## ADuM1420

## PACKAGE CHARACTERISTICS

Table 2.

| Parameter | Symbol | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Resistance (Input-to-Output) ${ }^{1}$ | $\mathrm{R}_{1-\mathrm{O}}$ | $10^{12}$ | $\Omega$ |  |  |
| Capacitance (Input-to-Output) $^{1}$ | $\mathrm{C}_{1-\mathrm{O}}$ |  | 2.0 |  | pF |
| Input Capacitance | $\mathrm{C}_{1}$ |  | $\mathrm{f}=1 \mathrm{MHz}$ |  |  |
| IC Junction-to-Ambient Thermal Resistance | $\theta_{\mathrm{JA}}$ |  | 54 |  | pF |
|  |  |  |  |  |  |
| IC Junction-to-Case Thermal Resistance | $\theta_{\text {JC }}$ | 13 |  |  |  |
| Moisture Sensitivity Level |  |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |  |  |

${ }^{1}$ The device is considered a 2-terminal device: Pin 1 through Pin 14 are shorted together, and Pin 15 through Pin 28 are shorted together.

## REGULATORY INFORMATION

The ADuM1420 will be approved by the organization listed in Table 3.
Table 3.

## UL ${ }^{1}$ (Pending)

Recognized under 1577 component recognition program, basic insulation, 1667 V rms isolation voltage.
${ }^{1}$ In accordance with UL 1577 , each ADuM1420 is proof tested by applying an insulation test voltage $\geq 2000 \mathrm{~V}$ rms for 1 second (current leakage detection limit $=5 \mu \mathrm{~A}$ ).

## INSULATION AND SAFETY-RELATED SPECIFICATIONS

Table 4.

| Parameter | Symbol | Value | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: |
| Rated Dielectric Insulation Voltage |  | 1667 | V rms | 1-minute duration |
| Minimum External Air Gap (Clearance) | L(101) | 2.1 min | mm | Measured from input terminals to output terminals B-D, shortest distance through air |
| Minimum External Tracking (Creepage) | L(102) | 2.1 min | mm | Measured from input terminals to output terminals B-D, shortest distance path along body |
| Minimum Internal Gap (Internal Clearance) |  | 0.017 min | mm | Insulation distance through insulation |
| Tracking Resistance (Comparative Tracking Index) | CTI | >175 | V | DIN IEC 112/VDE 0303 Part 1 |
| Isolation Group |  | Illa |  | Material Group (DIN VDE 0110, 1/89, Table 1) |

## RECOMMENDED OPERATING CONDITIONS

Table 5.

| Parameter | Symbol | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Operating Temperature | $\mathrm{T}_{\text {A }}$ | -40 | +105 | ${ }^{\circ} \mathrm{C}$ |
| Input Supply Voltage ${ }^{1}$ | $V_{\text {DD1 }}$ | 4.5 | 5.5 | V |
| Output Supply Voltages ${ }^{1}$ | $V_{\text {DDA }}, V_{\text {DDB }}$ | 12 | 18 | V |
| Input Signal Rise and Fall Times |  |  | 100 | ns |
| Common-Mode Transient Immunity, Input to Output ${ }^{2}$ |  | -75 | +75 | kV/ $/ \mathrm{s}$ |
| Common-Mode Transient Immunity, Between Outputs ${ }^{2}$ |  | -75 | +75 | kV/ $/ \mathrm{s}$ |
| Transient Immunity, Supply Voltages ${ }^{2}$ |  | -75 | +75 | kV/ $\mu \mathrm{s}$ |

[^1]
## ABSOLUTE MAXIMUM RATINGS

Table 6.

| Parameter | Rating |
| :---: | :---: |
| Storage Temperature ( $\mathrm{T}_{\text {sT }}$ ) | $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Ambient Operating Temperature ( $\mathrm{T}_{\mathrm{A}}$ ) | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ |
| Input Supply Voltage ( $\left.\mathrm{V}_{\mathrm{DDI}}\right)^{1}$ | -0.5 V to +7.0 V |
| Output Supply Voltage $\left(\mathrm{V}_{\mathrm{DDA}}, \mathrm{V}_{\mathrm{DDB}}, \mathrm{V}_{\mathrm{DDC}}, \mathrm{V}_{\mathrm{DDD}}\right)^{1}$ | -0.5 V to +27 V |
| Input Voltage <br> $\left(V_{I A}, V_{I B}, V_{I C}, V_{I D}\right)^{1}$ | -0.5 V to $\mathrm{V}_{\mathrm{DDI}}+0.5 \mathrm{~V}$ |
| Output Voltage <br> $\left(\mathrm{V}_{\mathrm{OA}}, \mathrm{V}_{\mathrm{OB}}, \mathrm{V}_{\mathrm{OC}}, \mathrm{V}_{\mathrm{OD}}\right)^{1}$ | $\begin{aligned} & -0.5 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{DDA}}+0.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDB}}+0.5 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{DDC}}+0.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDD}}+0.5 \mathrm{~V} \end{aligned}$ |
| Input-to-Output Voltage ${ }^{2}$ | -700 V peak to +700 V peak |
| Output Differential Voltage ${ }^{3}$ | 700 V peak |
| Output DC Current (loa, $\mathrm{l}_{\text {OB }}$ ) | -20 mA to +20 mA |
| Common-Mode Transients ${ }^{4}$ | $-100 \mathrm{kV} / \mu \mathrm{s}$ to $+100 \mathrm{kV} / \mu \mathrm{s}$ |

${ }^{1}$ All voltages are relative to their respective ground.
${ }^{2}$ Input-to-output voltage is defined as $\mathrm{GND}_{x}-\mathrm{GND}_{1}$ where x is either $\mathrm{A}, \mathrm{B}, \mathrm{C}$, or D.
${ }^{3}$ Output differential voltage is defined as $\mathrm{GND}_{\mathrm{x}}-\mathrm{GND}_{y}$ where x and y differ from each other and are either A, B, C, or D.
${ }^{4}$ Refers to common-mode transients across any insulation barrier. Commonmode transients exceeding the Absolute Maximum Ratings may cause latchup or permanent damage.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Ambient temperature $=25^{\circ} \mathrm{C}$, unless otherwise noted.

## ESD CAUTION

ESD (electrostatic discharge) sensitive device.
Charged devices and circuit boards can discharge
without detection. Although this product features
patented or proprietary protection circuitry, damage
may occur on devices subjected to high energy ESD.
Therefore, proper ESD precautions should be taken to
avoid performance degradation or loss of functionality.

## ADuM1420

Table 7. Truth Table (Positive Logic)

| VIA Input | VIB Input | Vic Input | VID Input | ED DISABLE | VoA Output | Vob Output | Voc Output | Vod Output | V ${ }_{\text {DD } 1}$ State ${ }^{1}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| L | L | L | L | L | L | L | L | L | Powered |
| L | L | L | H | L | L | L | L | H | Powered |
| L | L | H | L | L | L | L | H | L | Powered |
| L | L | H | H | L | L | L | L | L | Powered |
| L | H | L | L | L | L | H | L | L | Powered |
| L | H | L | H | L | L | L | L | L | Powered |
| L | H | H | L | L | L | H | H | L | Powered |
| L | H | H | H | L | L | L | L | L | Powered |
| H | L | L | L | L | H | L | L | L | Powered |
| H | L | L | H | L | H | L | L | H | Powered |
| H | L | H | L | L | L | L | L | L | Powered |
| H | L | H | H | L | L | L | L | L | Powered |
| H | H | L | L | L | L | L | L | L | Powered |
| H | H | L | H | L | L | L | L | L | Powered |
| H | H | H | L | L | L | L | L | L | Powered |
| H | H | H | H | L | L | L | L | L | Powered |
| L | L | L | L | NC or H | L | L | L | L | Powered |
| L | L | L | H | NC or H | L | L | L | H | Powered |
| L | L | H | L | NC or H | L | L | H | L | Powered |
| L | L | H | H | NC or H | L | L | H | H | Powered |
| L | H | L | L | NC or H | L | H | L | L | Powered |
| L | H | L | H | NC or H | L | H | L | H | Powered |
| L | H | H | L | NC or H | L | H | H | L | Powered |
| L | H | H | H | NC or H | L | H | H | H | Powered |
| H | L | L | L | NC or H | H | L | L | L | Powered |
| H | L | L | H | NC or H | H | L | L | H | Powered |
| H | L | H | L | NC or H | H | L | H | L | Powered |
| H | L | H | H | NC or H | H | L | H | H | Powered |
| H | H | L | L | NC or H | H | H | L | L | Powered |
| H | H | L | H | NC or H | H | H | L | H | Powered |
| H | H | H | L | NC or H | H | H | H | L | Powered |
| H | H | H | H | NC or H | H | H | H | H | Powered |
| X | X | X | X | X | L | L | L | L | Unpowered ${ }^{2}$ |

${ }^{1}$ Powered refers to the situation in which $\mathrm{V}_{\mathrm{DD1}}$ is within the recommended operating conditions. Unpowered refers to the situation in which $\mathrm{V}_{\mathrm{DD}} \leq 2.0 \mathrm{~V}$. Operation outside the recommended operating conditions is not recommended. See the Power-Up/Power-Down Considerations section for more information.
${ }^{2}$ Output returns to input state within $1 \mu \mathrm{~s}$ of $\mathrm{V}_{\mathrm{DDI}}$ power restoration.

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



## NOTES

PIN 7 AND PIN 14 ARE INTERNALLY CONNECTED. CONNECTING BOTH TO GND 1 IS RECOMMENDED. PIN 20 AND PIN 23 ARE INTERNALLY CONNECTED. CONNECTING BOTH TO GND ${ }_{C}$ IS RECOMMENDED. PIN 4, PIN 5, PIN 6, PIN 18, PIN 19, PIN 24, AND PIN 25 ARE FLOATING AND SHOULD BE LEFT UNCONNECTED.

Figure 2. Pin Configuration

Table 8. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| 1 | $V_{\text {OA }}$ | Output A. |
| 2 | $V_{\text {DDA }}$ | Output A Supply Voltage, 12 V to 18 V . |
| 3 | $\mathrm{GND}_{\text {A }}$ | Ground Reference for Output A. |
| 4 to 6, 18, 19, 24, 25 | NC | No Connection. |
| 7,14 | $\mathrm{GND}_{1}$ | Ground Reference for Input Logic Signals. |
| 8 | $\mathrm{V}_{\mathrm{DD} 1}$ | Input Supply Voltage, 4.5 V to 5.5 V. |
| 9 | $V_{\text {IA }}$ | Logic Input A. |
| 10 | $V_{\text {IB }}$ | Logic Input B. |
| 11 | VIC | Logic Input C. |
| 12 | VID | Logic Input D. |
| 13 | ED DISABLE | Error Detection Disable. Disables the internal error detection function so that the logic outputs always match the logic inputs. |
| 15 | GND ${ }_{\text {d }}$ | Ground Reference for Output D. |
| 16 | Vod | Output D. |
| 17 | $V_{\text {DDD }}$ | Output D Supply Voltage, 12 V to 18 V . |
| 20, 23 | $\mathrm{GND}_{\mathrm{c}}$ | Ground Reference for Output C. |
| 21 | Voc | Output C. |
| 22 | $V_{\text {DDC }}$ | Output C Supply Voltage, 12 V to 18 V . |
| 26 | $\mathrm{GND}_{\text {B }}$ | Ground Reference for Output B. |
| 27 | $\mathrm{V}_{\text {ов }}$ | Output B. |
| 28 | $V_{\text {DDB }}$ | Output B Supply Voltage, 12 V to 18 V . |

## ADuM1420

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 3. Typical Input Supply Current Variation with Data Rate


Figure 4. Typical Output Supply Current Variation with Data Rate


Figure 5. Typical Propagation Delay Variation with Temperature


Figure 6. Typical Propagation Delay Variation with Output Supply Voltage (Input Supply Voltage = 5.0 V)


Figure 7. Typical Propagation Delay Variation with Input Supply Voltage (Output Supply Voltage $=15.0 \mathrm{~V}$ )

## APPLICATION INFORMATION

## COMMON-MODE TRANSIENT IMMUNITY

In general, common-mode transients consist of linear and sinusoidal components. The linear component of a commonmode transient is given by

$$
V_{C M, \text { linear }}=(\Delta V / \Delta t) t
$$

where $\Delta V / \Delta t$ is the slope of the transient shown in Figure 8 and Figure 9.


Figure 8. Common-Mode Transient Immunity Waveforms, Input to Output


Figure 9. Common-Mode Transient Immunity Waveforms Between Outputs
The transient of the linear component is given by

$$
d V_{C M} / d t=\Delta V / \Delta t
$$

The ability of the ADuM1420 to operate correctly in the presence of linear transients is characterized by the data in Figure 10. The data is based on design simulation and is the maximum linear transient magnitude that the ADuM1420 can tolerate without an operational error. This data shows a higher level of robustness than what is shown in Table 5 because the transient immunity values obtained in Table 5 use measured data and apply allowances for measurement error and margin.


Figure 10. Transient Immunity (Linear Transients) vs. Temperature

The sinusoidal component (at a given frequency) is given by

$$
V_{C M, \text { sinusoidal }}=V_{o s i n}(2 \pi f t)
$$

where:
$V_{0}$ is the magnitude of the sinusoidal.
$f$ is the frequency of the sinusoidal.
The transient magnitude of the sinusoidal component is given by

$$
d V_{C M} / d t=2 \pi f V_{0}
$$

The ability of the ADuM1420 to operate correctly in the presence of sinusoidal transients is characterized by the data in Figure 11 and Figure 12. The data is based on design simulation and is the maximum sinusoidal transient magnitude ( $2 \pi \mathrm{f} \mathrm{V}_{0}$ ) that the ADuM1420 can tolerate without an operational error. Values for immunity against sinusoidal transients are not included in Table 5 because measurements to obtain such values have not been possible.


Figure 11. Transient Immunity (Sinusoidal Transients), $27^{\circ} \mathrm{C}$ Ambient Temperature


Figure 12. Transient Immunity (Sinusoidal Transients), $100^{\circ} \mathrm{C}$ Ambient Temperature

## ADuM1420

## POWER-UP/POWER-DOWN CONSIDERATIONS

Given that the ADuM1420 has separate supplies on either side of the isolation barrier for each channel, the power-up/powerdown characteristics relative to each supply voltage need to be considered individually.

As shown in Table 7, when $V_{\text {DDI }}$ input power is off, the ADuM1420 outputs take on a default low logic state. As the $V_{\text {DDI }}$ supply is increased/decreased, the output of each channel transitions from/to a logic low to/from the state matching its respective input (see Figure 13 and Figure 14).


Figure 13. $V_{D D 1}$ Power-Up/Power-Down Characteristics, Input Data $=$ High


Figure 14. VDD1 Power-Up/Power-Down Characteristics, Input Data = Low

When $V_{\text {DDI }}$ crosses the threshold for activating the refresh function (approximately 2.5 V ), there can be a delay of up to $2 \mu \mathrm{~s}$ before the output is updated to the correct state, depending on the timing of the next refresh pulse. When $V_{\text {DD1 }}$ is reduced from an on state to below the 2.0 V threshold, there can be a delay of up to $5 \mu$ s before the output takes on its default low state.
In addition, during power-up/power-down, there is a range of $V_{\text {DD1 }}$ values within which erroneous outputs can occur if the input data either is a logic high or is in transition between logic states. This range is between 2.5 V and 2.7 V . The recommended practice is to set all the input logic levels to low during power-up/ power-down.

## OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MS-013-AE
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 15. 28-Lead Standard Small Outline Package [SOIC_W] Wide Body (RW-28)
Dimensions shown in millimeters and (inches)

## ORDERING GUIDE

| Model | No. of <br> Channels | Output Peak <br> Current (A) | Output <br> Voltage (V) | Temperature Range | Package Description | Package <br> Option |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| ADuM1420BRWZ ${ }^{1}$ | 4 | 0.1 | 15 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 28 -Lead SOIC_W |  |
| ADuM1420BRWZ-RL ${ }^{1}$ | 4 | 0.1 | 15 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 28-Lead SOIC_W, 13-Inch Tape <br> and Reel Option (1,000 Units) | RW-28 <br> RW-28 |

[^2]
## ADuM1420

## NOTES


[^0]:    ${ }^{1}$ Short-circuit duration of less than 1 second. Average power must conform to the limit shown under the Absolute Maximum Ratings.
    ${ }^{2}$ The minimum pulse width is the shortest pulse width at which the specified timing parameters are guaranteed.
    ${ }^{3}$ The maximum switching frequency is the maximum signal frequency at which the specified timing parameters are guaranteed.
    ${ }^{4} t_{\text {PHL }}$ propagation delay is measured from the $50 \%$ level of the falling edge of the $V_{l \times}$ signal to the $50 \%$ level of the falling edge of the $V_{O x}$ signal. $t_{\text {PLH }}$ propagation delay is measured from the $50 \%$ level of the rising edge of the $V_{1 \times}$ signal to the $50 \%$ level of the rising edge of the $V_{0 x}$ signal.
    ${ }^{5}$ Channel-to-channel matching, rising, or falling edges is the magnitude of the propagation delay difference between any two channels of the same part when the inputs are either both rising or falling edges. The supply voltages and the loads on each channel are equal.
    ${ }^{6}$ Channel-to-channel matching, rising vs. falling edges is the magnitude of the propagation delay difference between any two channels of the same part when one input is a rising edge and the other input is a falling edge. The supply voltages and loads on each channel are equal.
    ${ }^{7}$ Part-to-part matching, rising, or falling edges is the magnitude of the propagation delay difference between the same channels of two different parts when the inputs are either both rising or falling edges. The supply voltages, temperatures, and loads of each part are equal.
    ${ }^{8}$ Part-to-part matching, rising vs. falling edges is the magnitude of the propagation delay difference between the same channels of two different parts when one input is a rising edge and the other input is a falling edge. The supply voltages, temperatures, and loads of each part are equal.

[^1]:    ${ }^{1}$ All voltages are relative to their respective ground.
    ${ }^{2}$ See the Common-Mode Transient Immunity section for additional data.

[^2]:    ${ }^{1} Z=$ RoHS Compliant Part.

