

Quad-Channel Isolator with Integrated DC-to-DC Converter ADuM5400

FEATURES

isoPower integrated, isolated dc-to-dc converter Regulated 5 V output 500 mW output power Quad dc-to-25 Mbps (NRZ) signal isolation channels Schmitt trigger inputs 16-lead SOIC package with >8 mm creepage High temperature operation: 105°C maximum High common-mode transient immunity: >25 kV/µs Safety and regulatory approvals UL recognition 2500 V rms for 1 minute per UL 1577 CSA Component Acceptance Notice #5A (pending) VDE certificate of conformity (pending)

DIN V VDE V 0884-10 (VDE V 0884-10):2006-12

V_{IORM} = 560 V peak

APPLICATIONS


RS-232/RS-422/RS-485 transceivers Industrial field bus isolation Power supply start-up bias and gate drives Isolated sensor interfaces Industrial PLCs

GENERAL DESCRIPTION

The ADuM5400¹ device is a quad-channel digital isolator with *iso*Power[®], an integrated, isolated dc-to-dc converter. Based on the Analog Devices, Inc., *i*Coupler[®] technology, the dc-to-dc converter provides up to 500 mW of regulated, isolated power with 5.0 V input and 5.0 V output voltages. This architecture eliminates the need for a separate, isolated dc-to-dc converter in low power, isolated designs. The *i*Coupler chip scale transformer technology is used to isolate the logic signals and the magnetic components of the dc-to-dc converter. The result is a small form factor, total isolation solution.

The ADuM5400 isolator provides four independent isolation channels in two speed grades (see the Ordering Guide for more information).

*iso*Power uses high frequency switching elements to transfer power through its transformer. Special care must be taken during printed circuit board (PCB) layout to meet emissions standards. Refer to the AN-0971 application note for details on board layout recommendations.



¹ Protected by U.S. Patents 5,952,849; 6,873,065; 6,903,578; and 7,075,329; other patents pending.

Rev. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

 One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

 Tel: 781.329.4700
 www.analog.com

 Fax: 781.461.3113
 ©2008 Analog Devices, Inc. All rights reserved.

TABLE OF CONTENTS

Features 1
Applications1
General Description
Functional Block Diagram 1
Revision History
Specifications
Electrical Characteristics
Package Characteristics 5
Regulatory Information5
Insulation and Safety Related Specifications
DIN V VDE V 0884-10 (VDE V 0884-10) Insulation Characteristics
Recommended Operating Conditions 6
Absolute Maximum Ratings7
ESD Caution7

REVISION HISTORY

10/08—Revision 0: Initial Version

SPECIFICATIONS ELECTRICAL CHARACTERISTICS

 $4.5 \text{ V} \le V_{DD1} \le 5.5 \text{ V}$; each voltage is relative to its respective ground. All minimum/maximum specifications apply over the entire recommended operating range, unless otherwise noted. All typical specifications are at $T_A = 25^{\circ}$ C, $V_{DD1} = 5.0 \text{ V}$, $V_{ISO} = 5.0 \text{ V}$.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
DC-TO-DC CONVERTER POWER SUPPLY				-		
Setpoint	VISO	4.7	5.0	5.4	v	$l_{ISO} = 0 \text{ mA}$
Line Regulation	VISO(LINE)		1		mV/V	$I_{ISO} = 50 \text{ mA}, V_{DD1} = 4.5 \text{ V to } 5.5 \text{ V}$
Load Regulation	VISO(LOAD)		1	5	%	$I_{\rm ISO} = 10$ mA to 90 mA
Output Ripple	V _{ISO(RIP)}		75		mV p-p	20 MHz bandwidth, $C_{BO} = 0.1 \ \mu F 10 \ \mu F, I_{ISO} = 90 \ mA$
Output Noise	V _{ISO(N)}		200		mV p-p	$C_{BO} = 0.1 \ \mu F 10 \ \mu F$, $I_{ISO} = 90 \ mA$
Switching Frequency	fosc		180		MHz	
Pulse-Width Modulation Frequency	fpwm		625		kHz	
DC to 2 Mbps Data Rate ¹						
Maximum Output Supply Current ²	IISO(MAX)	100			mA	V _{ISO} > 4.5 V, dc to 1 MHz logic signal frequency
Efficiency at Maximum Output Supply Current ³			34		%	l _{ISO} = 100 mA, dc to 1 MHz logic signal frequency
I_{DD1} Supply Current, No V _{ISO} Load	I _{DD1(Q)}		19	30	mA	l _{ISO} = 0 mA, dc to 1 MHz logic signal frequency
I_{DD1} Supply Current, Full V _{ISO} Load	IDD1(MAX)		290		mA	$C_L = 0$ pF, dc to 1 MHz logic signal frequency, $V_{DD} = 4.5$ V, $I_{ISO} = 100$ m.
25 Mbps Data Rate (CRWZ Grade Only)						
I_{DD1} Supply Current, No V _{ISO} Load	I _{DD1(D)}		64		mA	$I_{ISO} = 0$ mA, $C_L = 15$ pF, 12.5 MHz logic signal frequency
Available V _{ISO} Supply Current ⁴	IISO(LOAD)		89		mA	C _L = 15 pF, 12.5 MHz logic signal frequency
Undervoltage Lockout, V _{DD1} , V _{DDL} , and V _{ISO} Supplies ⁵						
Positive Going Threshold	V _{UV+}		2.7		V	
Negative Going Threshold	V _{UV-}		2.4		V	
Hysteresis	VUVH		0.3		V	
Coupler DATA CHANNELS						
I/O Input Currents	Iia, Iib, Iic, Iid	-20	+0.01	+20	μΑ	
Logic High Input Threshold	VIH	$0.7 imes V_{\text{IDD1}}$			V	
Logic Low Input Threshold	VIL			$0.3 imes V_{\text{IDD1}}$	V	
Logic High Output Voltages	Voah, Vobh, Voch, Vodh	V _{ISO} – 0.3	5.0		V	$I_{\text{Ox}} = -20 \ \mu\text{A}, V_{\text{Ix}} = V_{\text{IxH}}$
		$V_{\text{ISO}}-0.5$	4.8		V	$I_{Ox} = -4 \text{ mA}, V_{Ix} = V_{IxH}$
Logic Low Output Voltages	Voal, Vobl, Vocl, Vodl		0.0	0.1	V	$I_{Ox} = 20 \ \mu\text{A}, V_{Ix} = V_{IxL}$
AC SPECIFICATIONS			0.0	0.4	V	$I_{Ox} = 4 \text{ mA}, V_{Ix} = V_{IxL}$
ADuM5400ARWZ				1000		C = 15 pF CMOS signal levels
Minimum Pulse Width ⁶	PW	1		1000	ns Mbas	$C_L = 15 \text{ pF}$, CMOS signal levels
Maximum Data Rate		1		100	Mbps	$C_L = 15 \text{ pF}$, CMOS signal levels
Propagation Delay	TPHL, TPLH		55	100	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Pulse Width Distortion, $ t_{PLH} - t_{PHL} $	PWD			40	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Propagation Delay Skew	t _{PSK}			50	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Channel-to-Channel Matching	t _{PSKCD} /t _{PSKOD}			50	ns	$C_L = 15 \text{ pF}$, CMOS signal levels

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
ADuM5400CRWZ						
Minimum Pulse Width ⁶	PW			40	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Maximum Data Rate		25			Mbps	$C_L = 15 \text{ pF}$, CMOS signal levels
Propagation Delay	tphl, tplh		45	60	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Pulse Width Distortion, $ t_{PLH} - t_{PHL} $	PWD			6	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Change vs. Temperature			5		ps/°C	$C_L = 15 \text{ pF}$, CMOS signal levels
Propagation Delay Skew	t _{PSK}			15	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Channel-to-Channel Matching, Codirectional Channels	t PSKCD			6	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Channel-to-Channel Matching, Opposing Directional Channels	t _{PSKOD}			15	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
For All Models						
Output Rise/Fall Time (10% to 90%)	t _R /t _F		2.5		ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Common-Mode Transient Immunity at Logic High Output	CM _H	25	35		kV/μs	$V_{Ix} = V_{DD}$ or V_{ISO} , $V_{CM} = 1000$ V, transient magnitude = 800 V
Common-Mode Transient Immunity at Logic Low Output	CM∟	25	35		kV/μs	$V_{lx} = 0 V, V_{CM} = 1000 V,$ transient magnitude = 800 V
Refresh Rate	fr		1.0		Mbps	

¹ The contributions of supply current values for all four channels are combined at identical data rates.

² The V_{ISO} supply current is available for external use when all data rates are below 2 Mbps. At data rates above 2 Mbps, the data I/O channels draw additional current proportional to the data rate. Additional supply current associated with an individual channel operating at a given data rate can be calculated as described in the Power Consumption section. The dynamic I/O channel load must be treated as an external load and included in the V_{ISO} power budget.

³ The power demands of the quiescent operation of the data channels cannot be separated from the power supply section. Efficiency includes the quiescent power consumed by the I/O channels as part of the internal power consumption.

⁴ This current is available for driving external loads at the V_{ISO} pin. All channels are simultaneously driven at a maximum data rate of 25 Mbps with full capacitive load representing the maximum dynamic load conditions. Refer to the Power Consumption section for calculation of available current at less than the maximum data rate. ⁵ Undervoltage lockout (UVLO) holds the outputs in a low state if the corresponding input or output power supply is below the referenced threshold. Hysteresis is built into the detection threshold to prevent oscillations and noise sensitivity.

⁶ The minimum pulse width is the shortest pulse width at which the specified pulse width distortion is guaranteed.

PACKAGE CHARACTERISTICS

Table 2.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Resistance (Input to Output) ¹	R _{I-O}		10 ¹²		Ω	
Capacitance (Input to Output) ¹	CI-O		2.2		pF	f = 1 MHz
Input Capacitance ²	Cı		4.0		pF	
IC Junction to Ambient Thermal Resistance	θ _{JA}		45		°C/W	Thermocouple located at center of package underside, test conducted on 4-layer board with thin traces ³

¹ The device is considered a 2-terminal device: Pin 1 to Pin 8 are shorted together, and Pin 9 to Pin 16 are shorted together.

² Input capacitance is from any input data pin to ground.

³ See the Thermal Analysis section for thermal model definitions.

REGULATORY INFORMATION

The ADuM5400 is approved by the organizations listed in Table 3. Refer to Table 8 and to the Insulation Lifetime section for details regarding the recommended maximum working voltages for specific cross-isolation waveforms and insulation levels.

Table 3.

UL	CSA (Pending)	VDE (Pending)					
Recognized under 1577 Component Recognition Program ¹	Approved under CSA Component Acceptance Notice #5A	Certified according to DIN V VDE V 0884-10 (VDE V 0884-10):2006-12 ²					
Single Protection 2500 V RMS Isolation Voltage	Reinforced insulation per CSA 60950-1-03 and IEC 60950-1, 400 V rms (566 V peak) maximum working voltage	Reinforced insulation, 560 V peak					
File E214100	File 205078	File 2471900-4880-0001					

¹ In accordance with UL 1577, each ADuM5400 is proof-tested by applying an insulation test voltage of ≥3000 V rms for 1 sec (current leakage detection limit = 10 μA). ² In accordance with DIN V VDE V 0884-10, each ADuM5400 is proof-tested by applying an insulation test voltage of ≥1050 V peak for 1 sec (partial discharge detection limit = 5 pC). The asterisk (*) marking branded on the component designates DIN V VDE V 0884-10 approval.

INSULATION AND SAFETY RELATED SPECIFICATIONS

Table 4.


Parameter	Symbol	Value	Unit	Test Conditions/Comments
Rated Dielectric Insulation Voltage		2500	V rms	1-minute duration
Minimum External Air Gap (Clearance)	L(I01)	>8.0	mm	Measured from input terminals to output terminals, shortest distance through air
Minimum External Tracking (Creepage)	L(I02)	>8.0	mm	Measured from input terminals to output terminals, shortest distance path along body
Minimum Internal Gap (Internal Clearance)		0.017 min	mm	Distance through insulation
Tracking Resistance (Comparative Tracking Index)	CTI	>175	V	DIN IEC 112/VDE 0303 Part 1
Isolation Group		Illa		Material group (DIN VDE 0110, 1/89, Table 1)


DIN V VDE V 0884-10 (VDE V 0884-10) INSULATION CHARACTERISTICS

The ADuM5400 is suitable for reinforced electrical isolation only within the safety limit data. Maintenance of the safety data is ensured by protective circuits. The asterisk (*) marking on the package denotes DIN V VDE V 0884-10 approval.

Table 5.				
Description	Conditions	Symbol	Characteristic	Unit
Installation Classification per DIN VDE 0110				
For Rated Mains Voltage ≤ 150 V rms			l to IV	
For Rated Mains Voltage ≤ 300 V rms			l to III	
For Rated Mains Voltage ≤ 400 V rms			l to ll	
Climatic Classification			40/105/21	
Pollution Degree per DIN VDE 0110, Table 1			2	
Maximum Working Insulation Voltage		VIORM	560	V peak
Input-to-Output Test Voltage, Method b1	$V_{IORM} \times 1.875 = V_{PR}$, 100% production test, $t_m = 1$ sec, partial discharge < 5 pC	V _{PR}	1050	V peak
Input-to-Output Test Voltage, Method a		VPR		
After Environmental Tests Subgroup 1	$V_{IORM} \times 1.6 = V_{PR}$, $t_m = 60$ sec, partial discharge < 5 pC		896	V peak
After Input and/or Safety Test Subgroup 2 and Subgroup 3	$V_{IORM} \times 1.2 = V_{PR}$, $t_m = 60$ sec, partial discharge < 5 pC		672	V peak
Highest Allowable Overvoltage	Transient overvoltage, t _{TR} = 10 sec	VTR	4000	V peak
Safety Limiting Values	Maximum value allowed in the event of a failure (see Figure 2)			
Case Temperature		Ts	150	°C
Side 1 Current, IDD1		I _{S1}	555	mA
Insulation Resistance at Ts	$V_{IO} = 500 \text{ V}$	Rs	>109	Ω

Thermal Derating Curve





RECOMMENDED OPERATING CONDITIONS

Table 6.						
Parameter	Symbol	Min	Max	Unit		
Operating Temperature Range	T _A	-40	+105	°C		
Supply Voltages ¹	V _{DD}	4.5	5.5	V		
Minimum Load ²	I _{ISO(MIN)}	10		mA		

¹ Each voltage is relative to its respective ground.

² If the external load is less than the specified value, the power supply PWM can generate excess switching noise, potentially causing data integrity issues.

ABSOLUTE MAXIMUM RATINGS

 $T_A = 25^{\circ}C$, unless otherwise noted.

Table 7.

Parameter	Rating
Storage Temperature (T _{ST})	–55°C to +150°C
Ambient Operating Temperature (T _A)	–40°C to +85°C
Supply Voltages (V _{DD1} , V _{ISO}) ¹	–0.5 V to +7.0 V
V _{ISO} Supply Current ²	
–40°C to +85°C	100 mA
–40°C to +105°C	60 mA
Input Voltage (V _{IA} , V _{IB} , V _{IC} , V _{ID}) ^{1,3}	-0.5 V to V _{DDI} + 0.5 V
Output Voltage $(V_{OA}, V_{OB}, V_{OC}, V_{OD})^{1, 3}$	-0.5 V to V _{ISO} + 0.5 V
Average Output Current	-10 mA to +10 mA
per Data Output Pin ⁴	
Common-Mode Transients ⁵	–100 kV/µs to +100 kV/µs

¹ Each voltage is relative to its respective ground.

 2 V $_{\rm Iso}$ provides current for dc and dynamic loads on the Side 2 I/O channels. This current must be included when determining the total V $_{\rm Iso}$ supply current.

 3 V_{DD1} and V_{ISO} refer to the supply voltages on the input and output sides of a given channel, respectively. See the PCB Layout section.

⁴ See Figure 2 for maximum rated current values for various temperatures.
 ⁵ Refers to common-mode transients across the insulation barrier. Common-mode transients exceeding the absolute maximum ratings may cause latch-up or permanent damage.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ESD CAUTION




ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

Parameter	Maximum	Unit	Reference Standard
AC Voltage			
Bipolar Waveform	424	V peak	50-year minimum lifetime
Unipolar Waveform			
Basic Insulation	600	V peak	Maximum approved working voltage per IEC 60950-1
Reinforced Insulation	560	V peak	Maximum approved working voltage per IEC 60950-1 and VDE V 0884-10
DC Voltage			
Basic Insulation	600	V peak	Maximum approved working voltage per IEC 60950-1
Reinforced Insulation	560	V peak	Maximum approved working voltage per IEC 60950-1 and VDE V 0884-10

Table 8. Maximum Continuous Working Voltage Supporting 50-Year Minimum Lifetime¹

¹ Refers to the continuous voltage magnitude imposed across the isolation barrier. See the Insulation Lifetime section for more information.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



F:	2	D:	Configuration
гідиге	э.	РШ	Configuration

Pin No. Mnemonic Description 1 Primary Supply Voltage, 4.5 V to 5.5 V. V_{DD1} 2,8 GND₁ Ground 1. Ground reference for isolator primary. Pin 2 and Pin 8 are internally connected to each other, and it is recommended that both pins be connected to a common ground. V_{IA} 3 Logic Input A. VIB 4 Logic Input B. 5 V_{IC} Logic Input C. 6 VID Logic Input D. Logic Power Supply Voltage. This pin must be connected to V_{DD1} and have a dedicated bypass capacitor. 7 VDDL 9,15 **GND**_{ISO} Ground Reference for Isolator Side 2. Pin 9 and Pin 15 are internally connected to each other, and it is recommended that both pins be connected to a common ground. 10, 16 Viso Secondary Supply Voltage Output for External Loads, 5.0 V. These pins are not tied together internally and must be connected together on the PCB. 11 VOD Logic Output D. 12 Voc Logic Output C. 13 VOB Logic Output B. Voa 14 Logic Output A.

Table 9. Pin Function Descriptions

Table 10. Truth Table (Positive Logic)

V _{Ix} Input ¹	V _{DD1} /V _{DDL} State	V _{DD1} /V _{DDL} Input (V)	V _{ISO} State	V _{ISO} Output (V)	Vox Output ¹	Operation
High	Powered	5.0	Powered	5.0	High	Normal operation, data is high
Low	Powered	5.0	Powered	5.0	Low	Normal operation, data is low

 1 V_{Ix} and V_{Ox} refer to the input and output signals of a given channel (A, B, C, or D).

TYPICAL PERFORMANCE CHARACTERISTICS

Each voltage is relative to its respective ground; all typical specifications are at $T_A = 25^{\circ}C$.




Figure 4. Typical Power Supply Efficiency at 5 V/5 V




Figure 5. Typical Total Power Dissipation vs. IISO with Data Channels Idle




Figure 6. Typical Isolated Output Supply Current, I_{ISO}, as a Function of External Load, No Dynamic Current Draw at 5 V/5 V




Figure 7. Typical Short-Circuit Input Current and Power vs. VDD1 Supply Voltage




Figure 8. Typical V_{ISO} Transient Load Response, 5 V Output, 10% to 90% Load Step




Figure 9. Typical V_{ISO} = 5 V Output Voltage Ripple at 90% Load




Figure 10. Typical I_{CH} Supply Current per Forward Data Channel (15 pF Output Load)




Figure 11. Typical I_{ISO(D)} Dynamic Supply Current per Output (15 pF Output Load)

TERMINOLOGY

IDD1(Q)

 $I_{\rm DD1(Q)}$ is the minimum operating current drawn at the $V_{\rm DD1}$ pin when there is no external load at $V_{\rm ISO}$ and the I/O pins are operating below 2 Mbps, requiring no additional dynamic supply current.

IDD1(D)

 $I_{\rm DD1(D)}$ is the typical input supply current with all channels simultaneously driven at a maximum data rate of 25 Mbps with the full capacitive load representing the maximum dynamic load conditions. Treat resistive loads on the outputs separately from the dynamic load.

IDD1(MAX)

 $I_{\text{DD1}(\text{MAX})}$ is the input current under full dynamic and V_{ISO} load conditions.

tPHL Propagation Delay

 $t_{\rm PHL}$ propagation delay is measured from the 50% level of the falling edge of the $V_{\rm Ix}$ signal to the 50% level of the falling edge of the $V_{\rm Ox}$ signal.

t_{PLH} Propagation Delay

 $t_{\rm PLH}$ propagation delay is measured from the 50% level of the rising edge of the $V_{\rm lx}$ signal to the 50% level of the rising edge of the $V_{\rm Ox}$ signal.

Propagation Delay Skew (t_{PSK})

 t_{PSK} is the magnitude of the worst-case difference in t_{PHL} and/or t_{PLH} that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.

Channel-to-Channel Matching

Channel-to-channel matching is the absolute value of the difference in propagation delays between two channels when operated with identical loads.

Minimum Pulse Width

The minimum pulse width is the shortest pulse width at which the specified pulse width distortion is guaranteed.

Maximum Data Rate

The maximum data rate is the fastest data rate at which the specified pulse width distortion is guaranteed.

APPLICATIONS INFORMATION

The dc-to-dc converter section of the ADuM5400 works on principles that are common to most modern power supplies. It has a secondary side controller architecture with isolated pulsewidth modulation (PWM) feedback. V_{DD1} power is supplied to an oscillating circuit that switches current into a chip scale air core transformer. Power transferred to the secondary side is rectified and regulated to 5 V. The secondary (V_{ISO}) side controller regulates the output by creating a PWM control signal that is sent to the primary (V_{DD1}) side by a dedicated *i*Coupler data channel. The PWM modulates the oscillator circuit to control the power being sent to the secondary side. Feedback allows for significantly higher power and efficiency.

The ADuM5400 implements undervoltage lockout (UVLO) with hysteresis on the V_{DDI} , V_{DDL} , and V_{ISO} power supplies. This feature ensures that the converter does not enter oscillation due to noisy input power or slow power-on ramp rates.

A minimum load current of 10 mA is recommended to ensure optimum load regulation. Smaller loads can generate excess noise on chip due to short or erratic PWM pulses. Excess noise generated this way can cause data corruption in some circumstances.

PCB LAYOUT

The ADuM5400 digital isolator with integrated 0.5 W *iso*Power dc-to-dc converter requires no external interface circuitry for the logic interfaces. Power supply bypassing is required at the input and output supply pins (see Figure 12). Note that a low ESR bypass capacitor is required between Pin 1 and Pin 2, within 2 mm of the chip leads.

The power supply section of the ADuM5400 uses a 180 MHz oscillator frequency to efficiently pass power through its chip scale transformers. In addition, normal operation of the data section of the *i*Coupler introduces switching transients on the power supply pins. Bypass capacitors are required and must provide transient suppression at several operating frequencies. Noise suppression requires a low inductance, high frequency capacitor that is effective at 180 MHz and 360 MHz. Ripple suppression and proper regulation require a large value capacitor to provide bulk current at 625 kHz. These are most conveniently connected between Pin 1 and Pin 2 for V_{DD1} and between Pin 15 and Pin 16 for VISO. To suppress noise and reduce ripple, a parallel combination of at least two capacitors is required. The recommended capacitor values are 0.1 μ F and 10 μ F for V_{DD1}. The smaller capacitor must have low ESR; for example, use of a ceramic capacitor is advised.

Note that the total lead length between the ends of the low ESR capacitor and the input power supply pin must not exceed 2 mm. Installing the bypass capacitor with traces more than 2 mm in

length may result in data corruption. Consider a bypass capacitor between Pin 1 and Pin 8 and between Pin 9 and Pin 16 unless both common ground pins are connected together close to the package.




Figure 12. Recommended PCB Layout

In applications involving high common-mode transients, ensure that board capacitive coupling across the isolation barrier is minimized. Furthermore, design the board layout so that any coupling that does occur affects all pins on a given component side equally. Failure to ensure this can cause differential voltages between pins, exceeding the absolute maximum ratings for the device (specified in Table 7) and thereby leading to latch-up and/or permanent damage.


The ADuM5400 is a power device that dissipates about 1 W of power when fully loaded and running at maximum speed. Because it is not possible to apply a heat sink to an isolation device, the device depends primarily on heat dissipation into the PCB through the GND pins. If the device is used at high ambient temperatures, provide a thermal path from the GND pins to the PCB ground plane. The board layout in Figure 12 shows enlarged pads for Pin 8 (GND₁) and Pin 9 (GND_{1SO}). Large diameter vias should be implemented from the pad to the ground, and power planes should be used to reduce inductance. Multiple vias in the thermal pads can significantly reduce temperatures inside the chip. The dimensions of the expanded pads are at the discretion of the designer and depend on the available board space.

EMI CONSIDERATIONS

The dc-to-dc converter section of the ADuM5400 components must operate at a very high frequency to allow efficient power transfer through the small transformers. This creates high frequency currents that can propagate in circuit board ground and power planes, causing edge emissions and dipole radiation between the primary and secondary ground planes. Grounded enclosures are recommended for applications that use these devices. If grounded enclosures are not possible, follow good RF design practices in the layout of the PCB. See www.analog.com for the most current PCB layout recommendations specifically for the ADuM5400.

PROPAGATION DELAY PARAMETERS

Propagation delay is a parameter that describes the time it takes a logic signal to propagate through a component (see Figure 13). The propagation delay to a logic low output may differ from the propagation delay to a logic high output.



Pulse width distortion is the maximum difference between these two propagation delay values and is an indication of how accurately the timing of the input signal is preserved.

Channel-to-channel matching refers to the maximum amount that the propagation delay differs between channels within a single ADuM5400 component.

Propagation delay skew refers to the maximum amount that the propagation delay differs between multiple ADuM540x components operating under the same conditions.

DC CORRECTNESS AND MAGNETIC FIELD IMMUNITY

Positive and negative logic transitions at the isolator input cause narrow (~1 ns) pulses to be sent to the decoder via the transformer. The decoder is bistable and is, therefore, either set or reset by the pulses, indicating input logic transitions. In the absence of logic transitions at the input for more than 1 μ s, periodic sets of refresh pulses indicative of the correct input state are sent to ensure dc correctness at the output. If the decoder receives no internal pulses for more than approximately 5 μ s, the input side is assumed to be unpowered or nonfunctional, in which case the isolator output is forced to a default state by the watchdog timer circuit. This situation should occur in the ADuM5400 only during power-up and power-down operations.

The limitation on the ADuM5400 magnetic field immunity is set by the condition in which induced voltage in the receiving coil of the transformer is sufficiently large to falsely set or reset the decoder. The following analysis defines the conditions under which this can occur.

The 3.3 V operating condition of the ADuM5400 is examined because it represents the most susceptible mode of operation.

The pulses at the transformer output have an amplitude of >1.0 V. The decoder has a sensing threshold of about 0.5 V, thus establishing a 0.5 V margin in which induced voltages can be tolerated. The voltage induced across the receiving coil is given by

 $V = (-d\beta/dt) \sum \pi r_n^2; n = 1, 2, ..., N$


where:

 β is the magnetic flux density (gauss).

N is the number of turns in the receiving coil.


 r_n is the radius of the nth turn in the receiving coil (cm).

Given the geometry of the receiving coil in the ADuM5400 and an imposed requirement that the induced voltage be, at most, 50% of the 0.5 V margin at the decoder, a maximum allowable magnetic field is calculated as shown in Figure 14.



For example, at a magnetic field frequency of 1 MHz, the maximum allowable magnetic field of 0.2 kgauss induces a voltage of 0.25 V at the receiving coil. This is about 50% of the sensing threshold and does not cause a faulty output transition. Similarly, if such an event occurs during a transmitted pulse (and is of the worst-case polarity), the received pulse is reduced from >1.0 V to 0.75 V, which is still well above the 0.5 V sensing threshold of the decoder.

The preceding magnetic flux density values correspond to specific current magnitudes at given distances from the ADuM5400 transformers. Figure 15 expresses these allowable current magnitudes as a function of frequency for selected distances. As shown in Figure 15, the ADuM5400 is extremely immune and can be affected only by extremely large currents operated at high frequency very close to the component. For example, at a magnetic field frequency of 1 MHz, a 0.5 kA current placed 5 mm away from the ADuM5400 is required to affect the operation of the component.



for Various Current-to-ADuM5400 Spacings

Note that in the presence of strong magnetic fields and high frequencies, any loops formed by PCB traces may induce error voltages sufficiently large to trigger the thresholds of succeeding circuitry. Exercise care in the layout of such traces to avoid this possibility.

POWER CONSUMPTION

The V_{DD1} power supply input provides power to the *i*Coupler data channels, as well as to the power converter. For this reason, the quiescent currents drawn by the data converter and the primary and secondary I/O channels cannot be determined separately. All of these quiescent power demands have been combined into the $I_{DD1(Q)}$ current, as shown in Figure 16. The total I_{DD1} supply current is equal to the sum of the quiescent operating current; the dynamic current, $I_{DD1(D)}$, demanded by the I/O channels; and any external I_{ISO} load.




Figure 16. Power Consumption Within the ADuM5400

Dynamic I/O current is consumed only when operating a channel at speeds higher than the refresh rate of f_r . The dynamic current of each channel is determined by its data rate. Figure 10 shows the current for a channel in the forward direction, meaning that the input is on the V_{DD1} side of the part.

The following relationship allows the total $I_{\rm DD1}$ current to be calculated:

$$I_{DD1} = (I_{ISO} \times V_{ISO})/(E \times V_{DD1}) + \Sigma I_{CHn}; n = 1 \text{ to } 4$$
(1)

where:

 I_{DD1} is the total supply input current.

*I*_{*CHn*} is the current drawn by a single channel determined from Figure 10.

 I_{ISO} is the current drawn by the secondary side external load. *E* is the power supply efficiency at 100 mA load from Figure 4 at the V_{ISO} and V_{DD1} condition of interest.

The maximum external load can be calculated by subtracting the dynamic output load from the maximum allowable load.

$$I_{ISO(LOAD)} = I_{ISO(MAX)} - \sum I_{ISO(D)n}; n = 1 \text{ to } 4$$
(2)

where:

 $I_{\rm ISO(LOAD)}$ is the current available to supply an external secondary side load.

 $\mathit{I}_{\mathit{ISO(MAX)}}$ is the maximum external secondary side load current available at $V_{\mathit{ISO}}.$

 $I_{ISO(D)n}$ is the dynamic load current drawn from V_{ISO} by an output channel, as shown in Figure 11.

The preceding analysis assumes a 15 pF capacitive load on each data output. If the capacitive load is larger than 15 pF, the additional current must be included in the analysis of I_{DD1} and $I_{ISO(LOAD)}$.

POWER CONSIDERATIONS

The ADuM5400 power input, the data input channels on the primary side, and the data output channels on the secondary side are all protected from premature operation by UVLO circuitry. Below the minimum operating voltage, the power converter holds its oscillator inactive, and all input channel drivers and refresh circuits are idle. Outputs are held in a low state to prevent transmission of undefined states during power-up and power-down operations.

During application of power to V_{DD1} , the primary side circuitry is held idle until the UVLO preset voltage is reached.

The primary side input channels sample the input and send a pulse to the inactive secondary output. As the secondary side converter begins to accept power from the primary, the $V_{\rm ISO}$ voltage starts to rise. When the secondary side UVLO is reached, the secondary side outputs are initialized to their default low state until data, either from a logic transition or a dc refresh cycle, is received from the corresponding primary side input. It can take up to 1 μ s after the secondary side is initialized for the state of the output to correlate to the primary side input.

The dc-to-dc converter section goes through its own power-up sequence. When UVLO is reached, the primary side oscillator also begins to operate, transferring power to the secondary power circuits. The secondary VISO voltage is below its UVLO limit at this point; the regulation control signal from the secondary is not being generated. The primary side power oscillator is allowed to free run in this circumstance, supplying the maximum amount of power to the secondary, until the secondary voltage rises to its regulation setpoint. This creates a large inrush current transient at V_{DD1}. When the regulation point is reached, the regulation control circuit produces the regulation control signal that modulates the oscillator on the primary side. The V_{DD1} current is reduced and is then proportional to the load current. The inrush current is less than the short-circuit current shown in Figure 7. The duration of the inrush depends on the V_{ISO} load conditions and the current available at the V_{DD1} pin.

Because the rate of charge of the secondary side is dependent on load conditions, the input voltage, and the output voltage level selected, ensure that the design allows the converter to stabilize before valid data is required. When power is removed from V_{DD1} , the primary side converter and coupler shut down when the UVLO level is reached. The secondary side stops receiving power and starts to discharge. The outputs on the secondary side hold the last state that they received from the primary until one of these events occurs:

- The UVLO level is reached and the outputs are placed in their high impedance state.
- The outputs detect a lack of activity from the inputs and the outputs transition to their default low state until the secondary power reaches UVLO and the outputs transition to their high impedance state.

THERMAL ANALYSIS

The ADuM5400 consists of four internal die attached to a split lead frame with two die attach paddles. For the purposes of thermal analysis, the die are treated as a thermal unit, with the highest junction temperature reflected in the θ_{JA} from Table 2. The value of θ_{JA} is based on measurements taken with the part mounted on a JEDEC standard 4-layer board with fine width traces and still air. Under normal operating conditions, the ADuM5400 operates at full load up to 85°C and at derated load up to 105°C.

INSULATION LIFETIME

All insulation structures eventually break down when subjected to voltage stress over a sufficiently long period. The rate of insulation degradation depends on the characteristics of the voltage waveform applied across the insulation. Analog Devices conducts an extensive set of evaluations to determine the lifetime of the insulation structure within the ADuM5400.

Accelerated life testing is performed using voltage levels higher than the rated continuous working voltage. Acceleration factors for several operating conditions are determined, allowing calculation of the time to failure at the working voltage of interest. Table 8 summarizes the peak voltages for 50 years of service life in several operating conditions. In many cases, the working voltage approved by agency testing is higher than the 50-year service life voltage. Operation at working voltages higher than the service life voltage listed can lead to premature insulation failure.


The insulation lifetime of the ADuM5400 depends on the voltage waveform type imposed across the isolation barrier. The *i*Coupler insulation structure degrades at different rates, depending on whether the waveform is bipolar ac, unipolar ac, or dc. Figure 17, Figure 18, and Figure 19 illustrate these different isolation voltage waveforms.

Bipolar ac voltage is the most stringent environment. A 50-year operating lifetime under the bipolar ac condition determines the maximum working voltage recommended by Analog Devices.

In the case of unipolar ac or dc voltage, the stress on the insulation is significantly lower. This allows operation at higher working voltages while still achieving a 50-year service life. The working voltages listed in Table 8 can be applied while maintaining the 50-year minimum lifetime, provided that the voltage conforms to either the unipolar ac or dc voltage cases.

Any cross-insulation voltage waveform that does not conform to Figure 18 or Figure 19 should be treated as a bipolar ac waveform, and its peak voltage limited to the 50-year lifetime voltage value listed in Table 8.

The voltage presented in Figure 19 is shown as sinusoidal for illustration purposes only. It is meant to represent any voltage waveform varying between 0 V and some limiting value. The limiting value can be positive or negative, but the voltage cannot cross 0 V.







Figure 19. Unipolar AC Waveform

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MS-013-AA CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

032707-B

Figure 20. 16-Lead Standard Small Outline Package [SOIC_W] Wide Body (RW-16) Dimensions shown in millimeters and (inches)

ORDERING GUIDE

Model	Number of Inputs, V _{DD1} Side	Number of Inputs, V _{ISO} Side	Maximum Data Rate (Mbps)	Maximum Propagation Delay, 5 V (ns)	Maximum Pulse Width Distortion (ns)	Temperature Range	Package Description	Package Option
ADuM5400ARWZ ^{1, 2}	4	0	1	100	40	-40°C to +105°C	16-Lead SOIC_W	RW-16
ADuM5400CRWZ ^{1, 2}	4	0	25	60	6	-40°C to +105°C	16-Lead SOIC_W	RW-16

¹ Tape and reel are available. The addition of an RL suffix designates a 13" (1,000 units) tape and reel option.

 2 Z = RoHS Compliant Part.

