

1.0 SCOPE

This specification documents the detail requirements for space qualified product manufactured on Analog Devices, Inc.'s QML certified line per MIL-PRF-38535 Level V except as modified herein.

The manufacturing flow described in the STANDARD SPACE LEVEL PRODUCTS PROGRAM brochure is to be considered a part of this specification.

[<http://www.analog.com/aerospace>](http://www.analog.com/aerospace)

This data sheet specifically details the space grade version of this product. A more detailed operational description and a complete datasheet for commercial product grades can be found at www.analog.com/MUX08

2.0 Part Number. The complete part number(s) of this specification follow:

<u>Part Number</u>	<u>Description</u>
MUX08-903Q	8-channel JFET analog multiplexer
MUX08-903RC	8-channel JFET analog multiplexer
MUX08-913Q	Radiation Tested, 8-channel JFET analog multiplexer
MUX08-913RC	Radiation Tested, 8-channel JFET analog multiplexer

2.1 Package Description: (see figure 1 for terminal connections)

<u>Letter</u>	<u>Descriptive designator</u>	<u>Case Outline (Lead Finish per MIL-PRF-38535)</u>
Q	GDIP1-T16	16-Lead ceramic dual-in-line package (CERDIP)
RC	CQCC1-N20	20 terminal leadless chip carrier (LCC)

3.0 Absolute Maximum Ratings. ($T_A = 25^\circ\text{C}$, unless otherwise noted)

Positive supply voltage	+18V
Negative supply voltage.....	-18V
Logic input voltage	(-4V or V_{EE}) to V_{CC}
Analog input voltage	$V_{EE} - 20\text{V}$ to $V_{CC} + 20\text{V}$
Maximum current through any pin	25mA
Storage temperature range	-65°C to $+150^\circ\text{C}$
Power dissipation (P_D)	500mW
Lead temperature (soldering, 60 seconds)	$+300^\circ\text{C}$
Junction temperature (T_J).....	$+150^\circ\text{C}$
Thermal resistance, junction to case (θ_{JC}).....	See MIL-STD-1835
Thermal resistance, Junction to ambient (θ_{JA})	
Case Q	91°C/W
Case RC	110°C/W

MUX08

8-channel JFET analog multiplexer

		Package	
		Q	RC
Terminal Number	1	A _O	n.c.
	2	ENABLE	A _O
	3	V _{EE}	ENABLE
	4	S1	V _{EE}
	5	S2	S1
	6	S3	n.c.
	7	S4	S2
	8	DRAIN	S3
	9	S8	S4
	10	S7	DRAIN
	11	S6	n.c.
	12	S5	S8
	13	V _{CC}	S7
	14	GND	S6
	15	A ₂	S5
	16	A ₁	n.c.
	17		V _{CC}
	18		GND
	19		A ₂
	20		A ₁

Figure 1 - Terminal connections.

A2	A1	A0	ENABLE	"On" Channel
X	X	X	L	None
L	L	L	H	1
L	L	H	H	2
L	H	L	H	3
L	H	H	H	4
H	L	L	H	5
H	L	H	H	6
H	H	L	H	7
H	H	H	H	8

Figure 2 - Truth Table

4.0 Electrical Table:

Parameter See notes at end of table	Symbol	Conditions V _S = ±15V unless otherwise specified		Sub- group	Limit Min	Limit Max	Units		
Positive supply current	I _{CC}			1		12	mA		
				2, 3		15			
Negative supply current	I _{EE}			1	-3.8				
				2, 3	-5				
Digital input current	I _{IN}	V _{IN} = 0.4V to 15V	1		±10	µA			
			2, 3		±20				
Digital "0" enable current	I _{IN(EN)}	V _{IN(EN)} = 0.4V	1		±10				
			2, 3		±20				
"ON" resistance	R _{ON}	-10V < V _S < +10V, I _S = 200 µA	1		300	Ω			
			2, 3		400				
"ON" resistance change with change in source voltage <u>1/</u>	ΔR _{ON} / ΔV _S	-10V < V _S < +10V, I _S = 200 µA	1		5	%			
			2		7				
			3		6				
RON match between switches <u>4/</u>	R _{ON} MATCH	V _S = 0V, I _S = 200 µA	1		15				
			2		20				
			3		18				
Analog voltage range <u>1/</u>	V _A			1, 2, 3	±10		V		
Source current (OFF)	I _{S(OFF)}	V _S = +10V, V _D = -10V <u>3/</u>	V _{IL} = 0.8V	1, 3		±1	nA		
	V _{IL} = 0.7V		2		±25				
Drain current (OFF)	I _{D(OFF)}		V _{IL} = 0.8V	1, 3		±1			
			V _{IL} = 0.7V	2		±100			
Leakage current, switch (ON)	I _{S(ON)} + I _{D(ON)}	V _S = V _D = +10V, V _{IH} = 2V <u>3/</u>		1, 3		±1			
				2		±100			
Digital "0" input voltage <u>1/</u>	V _{IL}			1, 3		0.8	V		
				2		0.7			
Digital "1" input voltage <u>1/</u>	V _{IH}			1, 2, 3	2.0				
Functional testes <u>2/</u>				1, 2, 3	--	--			
Switching time	t _{PHL}	V _{S1} = +10V, V _{S8} = -10V, R _L = 10MΩ, C _L = 10pF, see fig. 4 & 5		9		2.1	µS		
	t _{PLH}			10, 11		3.5			
Enable delay "ON"	t _{ON(EN)}	V _{S1} = -10V, C _L = 10pF, R _L = 1KΩ, see fig. 5 & 6		9		2.0			
				10, 11		3.0			
Enable delay "OFF"	t _{OFF(EN)}			9		0.4			
				10, 11		1.0			
Break-before-make delay	t _{OPEN}	V _{S1} = V _{S8} = -1V, see fig. 5 & 7		9	0.1				

TABLE I NOTES:

- 1/ Guaranteed, if not tested, to the specified limits
- 2/ Verified by leakage tests
- 3/ Conditions applied to leakage tests insure worst case leakages.
- 4/ $R_{ON\ MATCH}$ specified as a percentage of $R_{AVERAGE}$ where:

$$R_{AVERAGE} = \frac{1}{N} \frac{\sum R_i}{N} \text{ with } N = \text{number of channels, } R_i = \text{each channel's "ON" resistance.}$$

4.1 Electrical Test Requirements:

Table II	
Test Requirements	Subgroups (in accordance with MIL-PRF-38535, Table III)
Interim Electrical Parameters	1
Final Electrical Parameters	1, 2, 3, 9 <u>1/</u> <u>2/</u>
Group A Test Requirements	1, 2, 3, 9, 10, 11
Group C end-point electrical parameters	1 <u>2/</u>
Group D end-point electrical parameters	1
Group E end-point electrical parameters	1

- 1/ PDA applies to Subgroup 1 only. Delta limits are excluded from PDA
- 2/ See table III for delta limits.

4.2 Table III. Burn-in test delta limits.

Table III			
TEST TITLE	ENDPOINT LIMIT	DELTA LIMIT	UNITS
R_{ON}	300	50	Ohm

5.0 Life Test/Burn-In Circuit:

- 5.1 HTRB is not applicable for this drawing.
- 5.2 Burn-in is per MIL-STD-883 Method 1015 test condition B.
- 5.3 Steady state life test is per MIL-STD-883 Method 1005.




Figure 4 - Transition time test circuit




Figure 5 - Switching time waveforms




Figure 6 - Enable delay time test circuit




Figure 7 - Break-before-make test circuit

MUX08

8-channel JFET analog multiplexer

Rev	Description of Change	Date
A	Initiate	June 30, 2000
B	Update web address	Feb. 18, 2002
C	Update web address. Remove Burn-In and rad bias circuits.	15-May-03