

1.0 SCOPE

This specification documents the detail requirements for space qualified product manufactured on Analog Devices, Inc.'s QML certified line per MIL-PRF-38535 Level V except as modified herein.

The manufacturing flow described in the STANDARD SPACE LEVEL PRODUCTS PROGRAM brochure is to be considered a part of this specification.

<http://www.analog.com/aerospace>

This data sheet specifically details the space grade version of this product. A more detailed operational description and a complete datasheet for commercial product grades can be found at www.analog.com/OP207


2.0 Part Number. The complete part number(s) of this specification follow:

<u>Part Number</u>	<u>Description</u>
OP207-903Y	Dual Ultra-Low V _{OS} Matched Operational Amplifier
OP207R903Y	Radiation Tested, Dual Ultra-Low V _{OS} Matched Operational Amplifier

2.1 Case Outline.

<u>Letter</u>	<u>Descriptive designator</u>	<u>Case Outline (Lead Finish per MIL-PRF-38535)</u>
---------------	-------------------------------	---

Y	GDIP1-T14	14-Lead ceramic dual-in-line package (CERDIP)
---	-----------	---



NOTES:

1. Device may be operated even if insertion is reversed; this is due to inherent symmetry of pin locations of amplifiers A and B
2. V-(A) and V-(B) are internally connected via substrate resistance.

Figure 1 - Terminal connections.

3.0 Absolute Maximum Ratings. (T_A = 25°C, unless otherwise noted)

Supply Voltage.....±22V
Power Dissipation500mW
Differential Input Voltage..... ±30V
Input Voltage (Note 1)..... ±22V
Output Short-Circuit DurationIndefinite
Operating Temperature Range.....-55°C to +125°C
Storage Temperature Range.....-65°C to +150°C
Lead Temperature (Soldering, 60 sec.).....+300°C

NOTES:

For supply voltages less than ±22V, the absolute maximum input voltage is equal to the supply voltages.

3.1 Thermal Characteristics:

Thermal Resistance, CERDIP (Y) Package

Junction-to-Case (Θ_{JC}) = 29°C/W Max

Junction-to-Ambient (Θ_{JA}) = 91°C/W Max

4.0 Electrical Table:

Table I

Parameter See notes at end of table	Symbol	Conditions Note 1	Sub-group	Limit Min	Limit Max	Units
Input Offset Voltage	V _{OS}	TA = -55°C, +25°C, +125°C M, D, L, R 3/	1		100	µV
			2, 3		230	
			1		500	
Average Input Offset Voltage Drift 4/	TCV _{OS}	TA = -55°C, +25°C, +125°C	1, 2, 3		1.3	µV/°C
Input Offset Current	I _{OS}	M, D, L, R 3/	1		2.8	nA
			2, 3		5.6	
			1		25	
Input Bias Current	I _B	M, D, L, R 3/	1		±3.0	
			2, 3		±5.6	
			1		±125	
Input Voltage Range 4/	IVR	Note 2	1, 2, 3	±13		V
Common-Mode Rejection Ratio 4/	CMRR	V _{CM} = ±13V	1	106		dB
			2, 3	103		
Power Supply Rejection Ratio 4/	PSRR	V _S = ±3V to ±18V	1		20	µV/V
			2, 3		32	
Output Voltage Swing 4/	V _O	RL = 10KΩ	4	±12.5		V
		RL = 2KΩ	4, 5, 6	±12		
		RL = 1KΩ	4	±10		
Large Signal Voltage Gain	A _{VO}	V _O = ± 10V, RL = 2KΩ M, D, L, R 3/	4	200		V/mV
			5, 6	150		
			4	100		
Power Supply Current	I _{SY}	No Load, Both Amplifiers	1		8	mA
		M, D, L, R 3/	1		8	
Input Noise Voltage 4/	e _n	f _O = 1Hz to 100 Hz	7		150	nV _{RMS}
Input Noise Current 4/	i _n	f _O = 1Hz to 100 Hz	7		8	pA _{RMS}
Offset Adjustment Range 4/	V _{OSadj+}	R _P = 20KΩ	1	0.5		mV
	V _{OSadj-}	R _P = 20KΩ	1		-0.5	
Input Offset Voltage Match 4/	ΔVOS		1		90	µV
			2, 3		180	
Average Non-Inverting Bias Current 4/	ΔIB+		1		±3.5	nA
			2, 3		±6.0	
Non-Inverting Offset Current 4/	ΔIOS+		1		±3.5	
			2, 3		±6.5	
Inverting Offset Current 4/	ΔIOS-		1		±3.5	
			2, 3		±6.5	
Common Mode Rejection Ratio Match 4/	ΔCMRR	V _S = ±3V to ±18V	1	103		dB
			2, 3	100		
Power Supply Rejection Ratio Match 4/	ΔPSRR	V _S = ±3V to ±18V	1		32	µV/V
			2, 3		51	
Output Short Circuit Current 4/	I _{SC} +		1	5	58	mA
	I _{SC} -		1	-55	-5	
Channel Separation 4/	CS		4	126		dB

TABLE I NOTES:

1/ V_S = ±15V, R_S = 50 ohm, unless otherwise specified2/ I_{VR} is defined as the V_{CM} range used for the CMRR test.

3/ Post irradiation limit. Subgroup 1 parameters without limit are read and recorded but not guaranteed.

4/ Not tested post irradiation.

4.1 **Electrical Test Requirements:**

Table II	
Test Requirements	Subgroups (in accordance with MIL-PRF-38535, Table III)
Interim Electrical Parameters	1
Final Electrical Parameters	1, 2, 3, 4, 5, 6, 7 <u>1/</u> <u>2/</u>
Group A Test Requirements	1, 2, 3, 4, 5, 6
Group C end-point electrical parameters	1 <u>2/</u>
Group D end-point electrical parameters	1
Group E end-point electrical parameters	1

Notes:

- 1/ PDA applies to subgroup 1. VOS and delta's excluded from PDA.
 2/ See table III for delta limits.

4.2 **Table III. Burn-in test delta limits.**

Table III				
TEST TITLE	BURN-IN ENDPOINT	LIFETEST ENDPOINT	DELTA LIMIT	UNITS
VOS	± 100	± 175	± 75	μV
$\pm I_B$	± 3	± 4	± 1	nA

5.0 **Life Test/Burn-In Circuit:**

- 5.1 HTRB is not applicable for this drawing.
 5.2 Burn-in is per MIL-STD-883 Method 1015 test condition B (see figure 2).
 5.3 Steady state life test is per MIL-STD-883 Method 1005, test condition B.

OP207

Dual Ultra-Low V_{OS} Matched Operational Amplifier

Rev	Description of Change	Date
A	Initiate	Mar. 28, 2000
B	Update web address. Correct PSRR units from V/ μ V to μ V/V. Table I: reference to note 4 deleted, note 4 not in datasheet. Symbol for Inverting offset current should be Δ IOS-. Table II, note 1 add "VOS and delta's excluded from PDA". Update Table III with Life test end-point = datasheet + delta.	Mar. 19, 2002
C	Update web address. Add note 4 to indicate parameters not tested post irradiation	May 13, 2003
D	Delete burn-in and radiation bias circuits	Aug. 5, 2003